- 您現在的位置：買賣IC網 > PDF目錄380183 > CY7C1049BL-20VC (CYPRESS SEMICONDUCTOR CORP) CIR 30C 24#16 6#12 FR SKT PLUG PDF資料下載
參數資料
| 型號： | CY7C1049BL-20VC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | CIR 30C 24#16 6#12 FR SKT PLUG |
| 中文描述： | 512K X 8 STANDARD SRAM, 20 ns, PDSO36 |
| 封裝： | 0.400 INCH, SOJ-36 |
| 文件頁數： | 1/10頁 |
| 文件大小： | 132K |
| 代理商： | CY7C1049BL-20VC |
512K x 8 Static RAM
CY7C1049B
Cypress Semiconductor Corporation
Document #: 38-05169 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised September 13, 2002
408-943-2600
049B
Features
High speed
—t
AA
= 12 ns
Low active power
—1320 mW (max.)
Low CMOS standby power (Commercial L version)
—2.75 mW (max.)
2.0V Data Retention (400
μ
W at 2.0V retention)
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE and OE features
Functional Description
[1]
The CY7C1049B is a high-performance CMOS static RAM or-
ganized as 524,288 words by 8 bits. Easy memory expansion
Logic Block Diagram
is provided by an active LOW Chip Enable (CE), an active
LOW Output Enable (OE), and three-state drivers. Writing to
the device is accomplished by taking Chip Enable (CE) and
Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O
0
through I/O
7
) is then written into the location specified on the
address pins (A
0
through A
18
).
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
The CY7C1049B is available in a standard 400-mil-wide
36-pin SOJ package with center power and ground (revolu-
tionary) pinout.
Pin Configuration
Note:
1.
For guidelines on SRAM system design, please refer to the
‘
System Design Guidelines
’
Cypress application note, available on the internet at www.cypress.com.
1
A
1
A
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
COLUMN
DECODER
R
S
INPUT BUFFER
POWER
DOWN
WE
OE
I/O
0
I/O
1
I/O
2
I/O
3
512K x 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
1
A
1
A
1
CE
A
1
A
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
23
22
24
28
27
26
25
29
32
31
30
Top View
SOJ
33
36
35
34
16
17
21
20
GND
I/O
2
I/O3
A
1
A
2
A
3
A
4
CE
A
5
A
6
A
7
A
8
A
9
WE
V
CC
I/O
5
I/O
4
A
18
A
17
A
16
A
15
OE
I/O
7
I/O
6
A
12
A
11
A
14
A
13
A
0
I/O
0
I/O
1
V
CC
A
1
18
19
GND
A
10
NC
NC
Selection Guide
7C1049B-12 7C1049B-15 7C1049B-17 7C1049B-20
12
15
240
220
8
8
-
-
-
-
7C1049B-25
25
180
8
0.5
9
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby
Current (mA)
17
195
8
0.5
-
20
185
8
0.5
9
Com
’
l
Com
’
l/Ind
’
l L
Ind
’
l
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1049BL-20VI | CIR 13C 13#12 SKT PLUG |
| CY7C1049DV33 | 4-Mbit (512K x 8) Static RAM |
| CY7C1049DV33-10VXI | 4-Mbit (512K x 8) Static RAM |
| CY7C1049DV33-10ZSXI | 4-Mbit (512K x 8) Static RAM |
| CY7C1049DV33-12VXE | 4-Mbit (512K x 8) Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C1049BL-25VC | 功能描述:IC SRAM 4MBIT 25NS 36SOJ RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP 包裝:托盤 |
| CY7C1049BN-15VC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7C1049BN-15VCT | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 5V 4M-Bit 512K x 8 15ns 36-Pin SOJ T/R |
| CY7C1049BN-15VI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7C1049BN-15VXC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。