- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380187 > CY7C1329-100AC (CYPRESS SEMICONDUCTOR CORP) 64K x 32 Synchronous-Pipelined Cache RAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1329-100AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 64K x 32 Synchronous-Pipelined Cache RAM |
| 中文描述： | 64K X 32 CACHE SRAM, 5 ns, PQFP100 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大小： | 276K |
| 代理商： | CY7C1329-100AC |
64K x 32 Synchronous-Pipelined Cache RAM
CY7C1329
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
August 6, 1999
Features
Supports 133-MHz bus for Pentium and PowerPC
operations with zero wait states
Fully registered inputs and outputs for pipelined
operation
64K x 32 common I/O architecture
Single 3.3V power supply
Fast clock-to-output times
—4.2 ns (for 133-MHz device)
—5.5 ns (for 100-MHz device)
—7.0 ns (for 75-MHz device
User-selectable burst counter supporting Intel
Pentium interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
JEDEC-standard 100 TQFP pinout
“ZZ” Sleep Mode option and Stop Clock option
Functional Description
The CY7C1329 is a 3.3V, 64K by 32 synchronous-pipelined
cache SRAM designed to support zero wait state secondary
cache with minimal glue logic.
Logic Block Diagram
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. Max-
imum access delay from the clock rise is 4.2 ns (133-MHz
device).
The CY7C1329 supports either the interleaved burst se-
quence used by the Intel Pentium processor or a linear burst
sequence used by processors such as the PowerPC. The burst
sequence is selected through the MODE pin. Accesses can
be initiated by asserting either the Processor Address Strobe
(ADSP) or the Controller Address Strobe (ADSC) at clock rise.
Address advancement through the burst sequence is con-
trolled by the ADV input. A 2-bit on-chip wraparound burst
counter captures the first address in a burst sequence and
automatically increments the address for the rest of the burst
access.
Byte write operations are qualified with the four Byte Write
Select (BW
[3:0]
) inputs. A Global Write Enable (GW) overrides
all byte write inputs and writes data to all four bytes. All writes
are conducted with on-chip synchronous self-timed write cir-
cuitry.
Three synchronous Chip Selects (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank se-
lection and output three-state control. In order to provide prop-
er data during depth expansion, OE is masked during the first
clock of a read cycle when emerging from a deselected state.
Intel and Pentium are registered trademarks of Intel Corporation.
PowerPC is a trademark of IBM Corporation.
CLK
ADV
ADSC
ADSP
A
[15:0]
GW
BWE
BW
3
BW
2
BW
1
BW
0
1
CE
2
CE
3
OE
ZZ
BURST
COUNTER
DQ[31:24]
ADDRESS
REGISTER
D
Q
ROUTPUT
CLK
INPUT
REGISTERS
CLK
64KX32
MEMORY
ARRAY
Q
0
Q
1
Q
D
CE
CE
CLR
SLEEP
CONTROL
DQ[23:16]
D
Q
D
Q
DQ[15:8]
BDQ[7:0]
D
Q
ENABLE
REGISTER
CLK
D
CE
Q
ENREGISTER
CLK
D
Q
32
32
16
14
14
16
(A
[1:0]
)
2
MODE
DQ
[31:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1329-133AC | 64K x 32 Synchronous-Pipelined Cache RAM |
| CY7C1329-75AC | 64K x 32 Synchronous-Pipelined Cache RAM |
| CY7C1338 | 4-Mb (128K x 32) Flow-Through Sync SRAM |
| CY7C1338F-100AI | 4-Mb (128K x 32) Flow-Through Sync SRAM |
| CY7C1338F-100BGC | 4-Mb (128K x 32) Flow-Through Sync SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1329-100ACT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1329-100AI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C1329-133AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1329-133ACT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1329G-133AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 2M-Bit 64K x 32 4ns 100-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。