- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380187 > CY7C1338F (Cypress Semiconductor Corp.) 4-Mb (128K x 32) Flow-Through Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1338F |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 4-Mb (128K x 32) Flow-Through Sync SRAM |
| 中文描述： | 4字節(jié)（128K的× 32）流量通過同步SRAM的 |
| 文件頁數(shù)： | 1/17頁 |
| 文件大小： | 405K |
| 代理商： | CY7C1338F |
4-Mb (128K x 32) Flow-Through Sync SRAM
CY7C1338F
Cypress Semiconductor Corporation
Document #: 38-05218 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 2, 2004
Features
128K X 32 common I/O
3.3V –5% and +10% core power supply (V
DD
)
2.5V or 3.3V I/O supply (V
DDQ
)
Fast clock-to-output times
— 6.5 ns (133-MHz version)
— 7.5 ns (117-MHz version)
— 8.0 ns (100-MHz version)
— 11.0 ns (66-MHz version)
Provide high-performance 2-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed write
Asynchronous output enable
Offered in JEDEC-standard 100-pin TQFP and 119-ball
BGA packages
“ZZ” Sleep Mode option
Functional Description
[1]
The CY7C1338F is a 131,072 x 32 synchronous cache RAM
designed to interface with high-speed microprocessors with
minimum glue logic. Maximum access delay from clock rise is
Logic Block Diagram
6.5 ns (133-MHz version). A 2-bit on-chip counter captures the
first address in a burst and increments the address automati-
cally for the rest of the burst access. All synchronous inputs
are gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
), depth-expansion Chip Enables (CE
2
and
CE
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW
, and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
The CY7C1338F allows either interleaved or linear burst
sequences, selected by the MODE input pin. A HIGH selects
an interleaved burst sequence, while a LOW selects a linear
burst sequence. Burst accesses can be initiated with the
Processor Address Strobe (ADSP) or the cache Controller
Address Strobe (ADSC) inputs. Address advancement is
controlled by the Address Advancement (ADV) input.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
The CY7C1338F operates from a +3.3V core power supply
while all outputs may operate with either a +2.5 or +3.3V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Note:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
ADDRESS
REGISTER
BURST
COUNTER
AND LOGIC
CLR
Q1
Q0
ENABLE
REGISTER
SENSE
AMPS
OUTPUT
BUFFERS
INPUT
REGISTERS
MEMORY
ARRAY
MODE
A
[1:0]
ZZ
A0, A1, A
ADV
CLK
ADSP
ADSC
BW
D
BW
C
BW
B
BW
A
BWE
CE1
CE2
CE3
OE
GW
SLEEP
CONTROL
DQ
A
BYTE
WRITE REGISTER
DQ
B
BYTE
WRITE REGISTER
DQ
C
BYTE
WRITE REGISTER
WRITE REGISTER
DQ
D
BYTE
DQ
D
BYTE
WRITE REGISTER
DQ
C
BYTE
WRITE REGISTER
DQ
B
BYTE
WRITE REGISTER
DQ
A
BYTE
WRITE REGISTER
DQs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1338F-100AC | 4-Mb (128K x 32) Flow-Through Sync SRAM |
| CY7C1338F-66AI | DIODE ZENER TRIPLE ISOLATED 200mW 33Vz 0.05mA-Izt 0.05 0.05uA-Ir 25 SOT-363 3K/REEL |
| CY7C1338F-66BGC | DIODE ZENER TRIPLE ISOLATED 200mW 36Vz 0.05mA-Izt 0.05 0.05uA-Ir 27.3 SOT-363 3K/REEL |
| CY7C1338F-66BGI | DIODE ZENER TRIPLE ISOLATED 200mW 39Vz 0.05mA-Izt 0.05 0.05uA-Ir 29.6 SOT-363 3K/REEL |
| CY7C1339F-100AC | DIODE ZENER SINGLE 150mW 3.3Vz 20mA-Izt 0.05 25uA-Ir 1 SOT-523 3K/REEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1338F-100AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 128K x 32 8ns 100-Pin TQFP 制造商:Cypress Semiconductor 功能描述:128K X 32 CACHE SRAM, 8 ns, PQFP100 |
| CY7C1338F-100AI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1338G-100AXC | 功能描述:靜態(tài)隨機存取存儲器 128Kx32 3.3V COM Sync FT 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1338G-100AXCT | 功能描述:靜態(tài)隨機存取存儲器 128Kx32 3.3V COM Sync FT 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1338G-117AXC | 功能描述:靜態(tài)隨機存取存儲器 128Kx32 3.3V COM Sync FT 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。