- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380195 > CY7C1360A-200AC (CYPRESS SEMICONDUCTOR CORP) 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1360A-200AC |
| 廠(chǎng)商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM |
| 中文描述： | 256K X 36 CACHE SRAM, 3 ns, PQFP100 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 |
| 文件頁(yè)數(shù)： | 1/28頁(yè) |
| 文件大小： | 572K |
| 代理商： | CY7C1360A-200AC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
256K x 36/512K x 18 Synchronous
Pipelined Burst SRAM
CY7C1360A
CY7C1362A
Cypress Semiconductor Corporation
Document #: 38-05258 Rev. *A
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised May 24, 2002
Features
Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns
Fast clock speed: 225, 200, 166, and 150 MHz
Fast OE access times: 2.5 ns, 3.0 ns, and 3.5 ns
Optimal for depth expansion (one cycle chip deselect
to eliminate bus contention)
3.3V –5% and +10% power supply
3.3V or 2.5V I/O supply
5V-tolerant inputs except I/Os
Clamp diodes to V
SS
at all inputs and outputs
Common data inputs and data outputs
Byte Write Enable and Global Write control
Multiple chip enables for depth expansion:
three chip enables for A package version and two chip
enables for BG and AJ package versions
Address pipeline capability
Address, data, and control registers
Internally self-timed Write Cycle
Burst control pins (interleaved or linear burst
sequence)
Automatic power-down feature available using ZZ mode
or CE deselect
JTAG boundary scan for BG and AJ package version
Low-profile 119-bump, 14-mm × 22-mm PBGA (Ball Grid
Array) and 100-pin TQFP packages
Functional Description
The Cypress Synchronous Burst SRAM family employs
high-speed, low-power CMOS designs using advanced
triple-layer polysilicon, double-layer metal technology. Each
memory cell consists of four transistors and two high-valued
resistors.
The CY7C1360A and CY7C1362A SRAMs integrate 262,144
×
36 and 524,288
×
18 SRAM cells with advanced
synchronous peripheral circuitry and a two-bit counter for
internal burst operation. All synchronous inputs are gated by
registers controlled by a positive-edge-triggered Clock Input
(CLK). The synchronous inputs include all addresses, all data
inputs, address-pipelining Chip Enable (CE), depth-expansion
Chip Enables (CE
2
and CE
3
), burst control inputs (ADSC,
ADSP, and ADV), Write Enables (BWa, BWb, BWc, BWd, and
BWE), and global Write (GW). However, the CE
3
chip enable
input is only available for the TA package version.
Asynchronous inputs include the Output Enable (OE) and
burst mode control (MODE). The data outputs (Q), enabled by
OE, are also asynchronous.
Addresses and chip enables are registered with either
Address Status Processor (ADSP) or Address Status
Controller (ADSC) input pins. Subsequent burst addresses
can be internally generated as controlled by the Burst Advance
Pin (ADV).
Address, data inputs, and Write controls are registered on-chip
to initiate self-timed Write cycle. Write cycles can be one to
four bytes wide as controlled by the Write control inputs.
Individual byte Write allows individual byte to be written. BWa
controls DQa. BWb controls DQb. BWc controls DQc. BWd
controls DQd. BWa, BWb, BWc, and BWd can be active only
with BWE being LOW. GW being LOW causes all bytes to be
written. The x18 version only has 18 data inputs/outputs (DQa
and DQb) along with BWa and BWb (no BWc, BWd, DQc, and
DQd).
For the B and T package versions, four pins are used to
implement JTAG test capabilities: Test Mode Select (TMS),
Test Data-In (TDI), Test Clock (TCK), and Test Data-Out
(TDO). The JTAG circuitry is used to serially shift data to and
from the device. JTAG inputs use LVTTL/LVCMOS levels to
shift data during this testing mode of operation. The TA
package version does not offer the JTAG capability.
The CY7C1360A and CY7C1362A operate from a +3.3V
power supply. All inputs and outputs are LVTTL-compatible.
Selection Guide
7C1360A-225
7C1362A-225
2.5
650
10
7C1360A-200
7C1362A-200
3.0
620
10
7C1360A-166
7C1362A-166
3.5
530
10
7C1360A-150
7C1362A-150
3.5
480
10
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1360A-200AI | 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM |
| CY7C1360A-200AJC | 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM |
| CY7C1360A-200AJI | 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM |
| CY7C1360A-200BGC | 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM |
| CY7C1360A-200BGI | 256K x 36/512K x 18 Synchronous Pipelined Burst SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1360A200AI | 制造商:CYPRESS 功能描述:New |
| CY7C1360A-200AI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 3ns 100-Pin TQFP |
| CY7C1360A-200AJC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 3ns 100-Pin TQFP |
| CY7C1360A-200BGC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 3ns 119-Pin BGA |
| CY7C1360A-225BGC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 2.5ns 119-Pin BGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。