- 您現在的位置：買賣IC網 > PDF目錄380199 > CY7C1378B-166AC (CYPRESS SEMICONDUCTOR CORP) 9-Mbit (256K x 32) Pipelined SRAM with NoBL Architecture PDF資料下載
參數資料
| 型號： | CY7C1378B-166AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 9-Mbit (256K x 32) Pipelined SRAM with NoBL Architecture |
| 中文描述： | 256K X 32 ZBT SRAM, 3.5 ns, PQFP100 |
| 封裝： | 14 X 20 MM, 1.4 MM HEIGHT, PLASTIC, TQFP-100 |
| 文件頁數： | 1/14頁 |
| 文件大?。?/td> | 351K |
| 代理商： | CY7C1378B-166AC |
9-Mbit (256K x 32) Pipelined SRAM
with NoBL Architecture
CY7C1378B
Cypress Semiconductor Corporation
Document #: 38-05435 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised April 15, 2004
Features
Pin compatible and functionally equivalent to ZBT
devices
Internally self-timed output buffer control to eliminate
the need to use OE
Byte Write capability
256K x 32 common I/O architecture
Single 3.3V power supply
Fast clock-to-output times
— 3.2 ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
Clock Enable (CEN) pin to suspend operation
Synchronous self-timed writes
Asynchronous Output Enable (OE)
JEDEC-standard 100-pin TQFP package
Burst Capability—linear or interleaved burst order
“ZZ” Sleep mode option
Available in 100-pin TQFP package
Functional Description
[1]
The CY7C1378B is a 3.3V, 256K x 32 synchronous-pipelined
Burst SRAM designed specifically to support unlimited true
back-to-back Read/Write operations without the insertion of
wait states. The CY7C1378B is equipped with the advanced
No Bus Latency (NoBL) logic required to enable consec-
utive Read/Write operations with data being transferred on
every clock cycle. This feature dramatically improves the
throughput of the SRAM, especially in systems that require
frequent Write/Read transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. The
clock input is qualified by the Clock Enable (CEN) signal,
which, when deasserted, suspends operation and extends the
previous clock cycle. Maximum access delay from the clock
rise is 3.2 ns (200-MHz device)
Write operations are controlled by the four Byte Write Select
(BW
[A:D]
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Logic Block Diagram
A0, A1, A
C
MODE
BW
A
BW
B
C
BW
D
WE
CE1
CE2
CE3
OE
READ LOGIC
DQs
D
A
T
A
S
T
E
E
R
I
N
G
O
U
T
P
U
T
B
U
F
F
E
R
S
ARRAY
E
E
INPUT
REGISTER 0
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
WRITE ADDRESS
REGISTER 2
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
BURST
LOGIC
A0'
A1'
D1
D0
Q1
Q0
A0
A1
C
ADV/LD
ADV/LD
E
INPUT
REGISTER 1
S
E
N
S
E
A
M
P
S
E
CLK
CEN
WRITE
DRIVERS
ZZ
SLEEP
CONTROL
O
U
T
P
U
T
R
E
G
I
S
T
E
R
S
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C138-25JI | 4K x 8/9 Dual-Port Static RAM |
| CY7C138-55JI | 4K x 8/9 Dual-Port Static RAM |
| CY7C139-15 | 4K x 8/9 Dual-Port Static RAM |
| CY7C139-25 | 4K x 8/9 Dual-Port Static RAM |
| CY7C139-25JI | 4K x 8/9 Dual-Port Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C1379C-133BZC | 制造商:Cypress Semiconductor 功能描述:BURST SRAM - Bulk |
| CY7C1380B-133AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 18M-Bit 512K x 36 4.2ns 100-Pin TQFP |
| CY7C1380B-133AI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 18M-Bit 512K x 36 4.2ns 100-Pin TQFP |
| CY7C1380B-133BZC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 18MBIT 512KX36 4.2NS 165FBGA - Bulk |
| CY7C1380B-150AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。