欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY7C1386B-133AC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 512K x 36/1M x 18 Pipelined DCD SRAM
中文描述: 512K X 36 CACHE SRAM, 4.2 ns, PQFP100
封裝: 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
文件頁數: 1/32頁
文件大小: 605K
代理商: CY7C1386B-133AC
512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1386B
CY7C1387B
Cypress Semiconductor Corporation
Document #: 38-05195 Rev. **
3901 North First Street
San Jose
CA 95134
Revised December 3, 2001
408-943-2600
86B
Features
Fast clock speed: 200, 167, 150, 133 MHz
Provide high-performance 3-1-1-1 access rate
Fast OE access times: 3.0, 3.4, 3.8, and 4.2 ns
Optimal for depth expansion
3.3V (–5% / +10%) power supply
Common data inputs and data outputs
Byte Write Enable and Global Write control
Double-cycle deselect
Chip enable for address pipeline
Address, data, and control registers
Internally self-timed Write cycle
Burst control pins (interleaved or linear burst
sequence)
Automatic power-down available using ZZ mode or CE
deselect
High-density, high-speed packages
JTAG boundary scan for BGA packaging version
Automatic power down available using ZZ mode or CE
deselect
Functional Description
The Cypress Synchronous Burst SRAM family employs
high-speed, low-power CMOS designs using advanced
single-layer polysilicon, triple-layer metal technology. Each
memory cell consists of six transistors.
The CY7C1386B and CY7C1387B SRAMs integrate
524,288
×
36 and 1,048,576
×
18 SRAM cells with advanced
synchronous peripheral circuitry and a 2-bit counter for
internal burst operation. All synchronous inputs are gated by
registers controlled by a positive-edge-triggered Clock Input
(CLK). The synchronous inputs include all addresses, data
inputs, address-pipelining Chip Enables (CEs), burst control
inputs (ADSC, ADSP, and ADV), Write Enables (BWa, BWb,
BWc, BWd and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable (OE) and
burst mode control (MODE). DQ
a,b,c,d
and DP
a,b,c,d
apply to
CY7C1386B and DQ
a,b
and DP
a,b
apply to CY7C1387B. a, b,
c, and d each are 8 bits wide in the case of DQ and 1 bit wide
in the case of DP.
Addresses and chip enables are registered with either
Address Status Processor (ADSP) or Address Status
Controller (ADSC) input pins. Subsequent burst addresses
can be internally generated as controlled by the Burst Advance
Pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate self-timed Write cycles. Write cycles can be one to
four bytes wide as controlled by the write control inputs.
Individual byte write allows individual byte to be written. BWa
controls DQa and DQPa. BWb controls DQb and DQPb. BWc
controls DQc and DQPd. BWd controls DQd
DQd and DQPd.
BWa, BWb, BWc, and BWd can be active only with BWE LOW.
GW LOW causes all bytes to be written. Write pass-through
capability allows written data available at the output for the
immediately next Read cycle. This device also incorporates
pipelined enable circuit for easy depth expansion without
penalizing system performance.
The CY7C1386B and CY7C1387B are both double-cycle
deselect parts. All inputs and outputs of the CY7C1386B and
the CY7C1387B are JEDEC-standard JESD8-5-compatible.
Selection Guide
200 MHz
3
315
20
167 MHz
3.4
285
20
150 MHz
3.8
265
20
133 MHz
4.2
245
20
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
相關PDF資料
PDF描述
CY7C1386B-133AI 512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1386B-133BGC 512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1386B-133BGI 512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1386B-133BZC 512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1386B-133BZI 512K x 36/1M x 18 Pipelined DCD SRAM
相關代理商/技術參數
參數描述
CY7C1386B-150AC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:
CY7C1386B-150AI 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:
CY7C1386B-167BGC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C1386B-167BZC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 18MBIT 512KX36 3.4NS 165FBGA - Bulk
CY7C1386B-200GBC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:
主站蜘蛛池模板: 亳州市| 肥乡县| 石楼县| 景谷| 平顺县| 永靖县| 新竹市| 通江县| 呼图壁县| 棋牌| 防城港市| 祁门县| 安平县| 县级市| 龙海市| 区。| 安吉县| 清涧县| 西丰县| 泾阳县| 扎兰屯市| 龙门县| 旬阳县| 长武县| 宜川县| 昌宁县| 贵德县| 杂多县| 攀枝花市| 白朗县| 云安县| 冕宁县| 马鞍山市| 尤溪县| 离岛区| 江油市| 寿宁县| 拉萨市| 平湖市| 玛纳斯县| 项城市|