- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380206 > CY7C1480V25 (Cypress Semiconductor Corp.) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1480V25 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| 中文描述： | 72兆位（2米x 36/4M x 18/1M × 72）流水線同步靜態(tài)存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 1/32頁(yè) |
| 文件大小： | 1021K |
| 代理商： | CY7C1480V25 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
72-Mbit (2M x 36/4M x 18/1M x 72)
Pipelined Sync SRAM
CY7C1480V25
CY7C1482V25
CY7C1486V25
Cypress Semiconductor Corporation
Document #: 38-05282 Rev. *H
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised April 23, 2007
Features
Supports bus operation up to 250 MHz
Available speed grades are 250, 200, and 167 MHz
Registered inputs and outputs for pipelined operation
2.5V core power supply
2.5V/1.8V IO operation
Fast clock-to-output time
— 3.0 ns (for 250-MHz device)
Provide high-performance 3-1-1-1 access rate
User selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self timed writes
Asynchronous output enable
Single cycle chip deselect
CY7C1480V25, CY7C1482V25 available in
JEDEC-standard Pb-free 100-pin TQFP, Pb-free and
non-Pb-free 165-ball FBGA package. CY7C1486V25
available in Pb-free and non-Pb-free 209-ball FBGA
package
IEEE 1149.1 JTAG-Compatible Boundary Scan
“ZZ” Sleep Mode option
Functional Description
[1]
The CY7C1480V25/CY7C1482V25/CY7C1486V25 SRAM
integrates 2M x 36/4M x 18/1M × 72 SRAM cells with
advanced synchronous peripheral circuitry and a two-bit
counter for internal burst operation. All synchronous inputs are
gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
1
), depth-expansion Chip Enables (CE
2
and
CE
3
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables (BW
X
,
and BWE), and Global Write (GW). Asynchronous inputs
include the Output Enable (OE) and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) is active. Subsequent burst
addresses can be internally generated as controlled by the
Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle. This part supports Byte
Write operations (see
“Pin Definitions” on page 7
and
“Truth
Table” on page 10
for further details). Write cycles can be one
to two or four bytes wide, as controlled by the byte write control
inputs. When it is active LOW, GW causes all bytes to be
written.
The CY7C1480V25/CY7C1482V25/CY7C1486V25 operates
from a +2.5V core power supply while all outputs may operate
with either a +2.5 or +1.8V supply. All inputs and outputs are
JEDEC-standard JESD8-5-compatible.
Note
1. For best practices recommendations, refer to the Cypress application note
System Design Guidelines
at
www.cypress.com
.
Selection Guide
250 MHz
3.0
450
120
200 MHz
3.0
450
120
167 MHz
3.4
400
120
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1486V25-250BGC | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C148 | 1K x 4 Static RAM |
| CY7C150-15DMB | 1Kx4 Static RAM |
| CY7C150-15SC | 1Kx4 Static RAM |
| CY7C150-25DMB | 1Kx4 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1480V25-167AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx36 2.5v Sync PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1480V25-167AXI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1480V25200BZC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 2.5V 72M-Bit 2M x 36 3ns 165-Pin FBGA 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 2.5V 72M-Bit 2M x 36 3ns 165-Pin FBGA Tray |
| CY7C1480V25-200BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx36 2.5v Sync PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1480V25-250BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 2.5V 72MBIT 2MX36 3NS 165FBGA - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。