欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY7C265
廠商: Cypress Semiconductor Corp.
英文描述: 8K x 8 Registered PROM
中文描述: 8K的× 8注冊胎膜早破
文件頁數: 1/11頁
文件大小: 327K
代理商: CY7C265
8K x 8 Registered PROM
CY7C265
Cypress Semiconductor Corporation
Document #: 38-04012 Rev. *A
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised October 9, 2002
65
Features
CMOS for optimum speed/power
High speed (Commercial)
—15 ns address set-up
—12 ns clock to output
Low power
—660 mW (Commercial)
On-chip edge-triggered registers
—Ideal for pipelined microprogrammed systems
EPROM technology
—100% programmable
—Reprogrammable (CY7C265W)
5V
±
10% V
CC
, commercial and military
Capable of withstanding >2001V static discharge
Slim 28-pin, 300-mil plastic or hermetic DIP
Functional Description
The CY7C265 is a 8192 x 8 registered PROM. It is organized
as 8,192 words by 8 bits wide, and has a pipeline output
register. In addition, the device features a programmable
initialize byte that may be loaded into the pipeline register with
the initialize signal. The programmable initialize byte is the
8,193rd byte in the PROM and its value is programmed at the
time of use.
Packaged in 28 pins, the PROM has 13 address signals (A
0
through A
12
), 8 data out signals (O
0
through O
7
), E/I (enable
or initialize), and CLOCK.
CLOCK functions as a pipeline clock, loading the contents of
the addressed memory location into the pipeline register on
each rising edge. The data will appear on the outputs if they
are enabled. One pin on the CY7C265 is programmed to
perform either the enable or the initialize function.
If the asynchronous enable (E) is being used, the outputs may
be disabled at any time by switching the enable to a logic
HIGH, and may be returned to the active state by switching the
enable to a logic LOW.
If the synchronous enable (E
S
) is being used, the outputs will
go to the OFF or high-impedance state upon the next positive
clock edge after the synchronous enable input is switched to
a HIGH level. If the synchronous enable pin is switched to a
logic LOW, the subsequent positive clock edge will return the
output to the active state. Following a positive clock edge, the
address and synchronous enable inputs are free to change
since no change in the output will occur until the next
LOW-to-HIGH transition of the clock. This unique feature al-
lows the CY7C265 decoders and sense amplifiers to access
the next location while previously addressed data remains sta-
ble on the outputs.
If the E/I pin is used for INIT (asynchronous), then the outputs
are permanently enabled. The initialize function is useful
during power-up and time-out sequences, and can facilitate
implementation of other sophisticated functions such as a
built-in
jump start
address. When activated, the initialize
control input causes the contents of a user programmed
8193rd 8-bit word to be loaded into the on-chip register. Each
bit is programmable and the initialize function can be used to
load any desired combination of 1
s and 0
s into the register.
In the unprogrammed state, activating INIT will generate a
register clear (all outputs LOW). If all the bits of the initialize
word are programmed to be a 1, activating INIT performs a
register preset (all outputs HIGH).
Applying a LOW to the INIT input causes an immediate load
of the programmed initialize word into the pipeline register and
onto the outputs. The INIT LOW disables clock and must
return HIGH to enable clock independent of all other inputs,
including the clock.
相關PDF資料
PDF描述
CY7C265-15JC 8K x 8 Registered PROM
CY7C265-15WC 8K x 8 Registered PROM
CY7C265-25PC 8K x 8 Registered PROM
CY7C265-25WC 8K x 8 Registered PROM
CY7C265-40PC 8K x 8 Registered PROM
相關代理商/技術參數
參數描述
CY7C265-15JC 制造商:Cypress Semiconductor 功能描述:EPROM OTP 64K-Bit 8K x 8 12ns 28-Pin PLCC
CY7C265-15JCT 制造商:Cypress Semiconductor 功能描述:
CY7C265-15WC 制造商:Cypress Semiconductor 功能描述:EPROM UV 64K-Bit 8K x 8 12ns 28-Pin Windowed CDIP
CY7C265-18JC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C265-25PC 制造商:Cypress Semiconductor 功能描述:EPROM OTP 64K-Bit 8K x 8 15ns 28-Pin PDIP
主站蜘蛛池模板: 房山区| 专栏| 会昌县| 留坝县| 辽阳市| 高邮市| 新化县| 蒙阴县| 民县| 徐水县| 富川| 工布江达县| 汤原县| 饶阳县| 若尔盖县| 孙吴县| 呈贡县| 诏安县| 务川| 厦门市| 得荣县| 和平区| 溧水县| 井研县| 囊谦县| 南汇区| 苍山县| 漳平市| 宝山区| 荥阳市| 泉州市| 抚松县| 锦州市| 公主岭市| 泽州县| 元朗区| 泸西县| 衡山县| 巍山| 上蔡县| 宁武县|