- 您現在的位置：買賣IC網 > PDF目錄380217 > CY7C4292-10ASI (CYPRESS SEMICONDUCTOR CORP) 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion PDF資料下載
參數資料
| 型號： | CY7C4292-10ASI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion |
| 中文描述： | 128K X 9 OTHER FIFO, 8 ns, PQFP64 |
| 封裝： | 10 X 10 MM, STQFP-64 |
| 文件頁數： | 1/16頁 |
| 文件大小： | 207K |
| 代理商： | CY7C4292-10ASI |
64K/128K x 9 Deep Sync FIFOs with
Retransmit and Depth Expansion
Functional Description
CY7C4282
CY7C4292
Cypress Semiconductor Corporation
Document #: 38-06009 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised August 21, 2003
Features
High-speed, low-power, first-in first-out (FIFO)
memories
64K × 9 (CY7C4282)
128K × 9 (CY7C4292)
0.5-micron CMOS for optimum speed/power
High-speed, near-zero latency (true dual-ported
memory cell), 100-MHz operation (10-ns read/write
cycle times)
Low power
—
I
CC
=40 mA
—
I
SB
= 2 mA
Fully asynchronous and simultaneous read and write
operation
Empty, Full, and Programmable Almost Empty and
Almost Full status flags
TTL-compatible
Retransmit function
Output Enable (OE
)
pin
Independent read and write enable pins
Supports free-running 50% duty cycle clock inputs
Width-Expansion Capability
Depth-Expansion Capability through token-passing
scheme (no external logic required)
64-pin 10 × 10 STQFP
The CY7C4282/CY7C4292 are high-speed, low-power, FIFO
memories with clocked read and write interfaces. All devices
are nine bits wide. The CY7C4282/CY7C4292 can be
cascaded to increase FIFO depth. Programmable features
include Almost Full/Almost Empty flags. These FIFOs provide
solutions for a wide variety of data buffering needs, including
high-speed data acquisition, multiprocessor interfaces, video
and communications buffering.
These FIFOs have 9-bit input and output ports that are
controlled by separate clock and enable signals. The input port
is controlled by a free-running clock (WCLK) and a
write-enable pin (WEN).
Retransmit and Synchronous Almost Full/Almost Empty flag
features are available on these devices.
Depth expansion is possible using the cascade input (XI),
cascade output (XO), and First Load (FL) pins. The XO pin is
connected to the XI pin of the next device, and the XO pin of
the last device should be connected to the XI pin of the first
device. The FL pin of the first device is tied to VSS and the FL
pin of all the remaining devices should be tied to V
CC
.
When WEN is asserted, data is written into the FIFO on the
rising edge of the WCLK signal. While WEN is held active, data
is continually written into the FIFO on each cycle. The output
port is controlled in a similar manner by a free-running read
clock (RCLK) and a read enable pin (REN). In addition, the
CY7C4282/92 have an output enable pin (OE). The read and
write clocks may be tied together for single-clock operation or
the two clocks may be run independently for asynchronous
read/write applications. Clock frequencies up to 100 MHz are
achievable.
FF
Logic Block Diagram
THREE-STATE
OUTPUT REGISTER
READ
CONTROL
FLAG
LOGIC
WRITE
CONTROL
WRITE
POINTER
READ
POINTER
RESET
LOGIC
INPUT
REGISTER
FLAG
PROGRAM
REGISTER
D
0-8
RCLK
Q
0
8
WEN
WCLK
RS
OE
Dual Port
64K x 9
128K x 9
REN
EXPANSION
LOGIC
FL/RT
XI/LD
PAF/XO
EF
PAE
PAF/XO
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C4292-15ASC | 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion |
| CY7C4292-25ASC | 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion |
| CY7C4282-25ASC | 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion |
| CY7C4282-10ASC | 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion |
| CY7C4282-10ASI | 64K/128K x 9 Deep Sync FIFOs with Retransmit and Depth Expansion |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C4292-15ASC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 128K x 9 64-Pin TQFP |
| CY7C4292-25ASC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C429-25AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C429-25JC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 2K x 9 32-Pin PLCC 制造商:Cypress Semiconductor 功能描述:FIFO, 2K x 9, Asynchronous, 32 Pin, Plastic, PLCC 制造商:Cypress Semiconductor 功能描述:IC,FIFO,2KX9,ASYNCHRONOUS,CMOS,LDCC,32PIN,PLASTIC, TandR |
| CY7C429-25JCT | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 2K x 9 32-Pin PLCC T/R 制造商:Cypress Semiconductor 功能描述:IC,FIFO,2KX9,ASYNCHRONOUS,CMOS,LDCC,32PIN,PLASTIC, TandR |
發布緊急采購，3分鐘左右您將得到回復。