- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380224 > CYW15G0403DXB (Cypress Semiconductor Corp.) Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CYW15G0403DXB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| 中文描述： | 獨(dú)立時(shí)鐘四路HOTLink II收發(fā)器（獨(dú)立時(shí)鐘，四熱連接二收發(fā)器） |
| 文件頁(yè)數(shù)： | 1/43頁(yè) |
| 文件大?。?/td> | 744K |
| 代理商： | CYW15G0403DXB |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
Independent Clock Quad HOTLink II Transceiver
CYV15G0403DXB
CYW15G0403DXB
CYP15G0403DXB
Cypress Semiconductor Corporation
Document #: 38-02065 Rev. *E
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised July 8, 2005
Features
Second-generation HOTLink
technology
Compliant to multiple standards
—ESCON, DVB-ASI, SMPTE-292M, SMPTE-259M,
Fibre Channel and Gigabit Ethernet (IEEE802.3z)
—CPRI compliant
—CYW15G0403DXB compliant to OBSAI-RP3
—8B/10B coded data or 10 bit uncoded data
Quad channel transceiver operates from 195 to
1500 MBaud serial data rate
—CYW15G0403DXB operates from 195 to 1540 MBaud
—Aggregate throughput of up to 12 Gbits/second
Second-generation HOTLink
technology
Truly independent channels
—Each channel can operate at a different signaling
rate
—Each channel can transport a different type of data
Selectable input/output clocking options
Internal phase-locked loops (PLLs) with no external
PLL components
Dual differential PECL-compatible serial inputs per
channel
—Internal DC-restoration
Dual differential PECL-compatible serial outputs per
channel
—Source matched for 50
transmission lines
—No external bias resistors required
—Signaling-rate controlled edge-rates
MultiFrame Receive Framer provides alignment
options
—Bit and byte alignment
—Comma or Full K28.5 detect
—Single or Multi-byte Framer for byte alignment
—Low-latency option
Synchronous LVTTL parallel interface
JTAG boundary scan
Built-In Self-Test (BIST) for at-speed link testing
Compatible with
—Fiber-optic modules
—Copper cables
—Circuit board traces
Per-channel Link Quality Indicator
—Analog signal detect
—Digital signal detect
Low-power 3W @ 3.3V typical
Single 3.3V supply
256-ball thermally enhanced BGA
Pb-Free package option available
0.25
μ
BiCMOS technology
Functional Description
The CYP(V)15G0403DXB
[1]
Independent Clock Quad
HOTLink II Transceiver is a point-to-point or point-to-multi-
point communications building block enabling transfer of data
over a variety of high-speed serial links like optical fiber,
balanced, and unbalanced copper transmission lines. The
signaling rate can be anywhere in the range of 195 to 1500
MBaud per serial link. Each channel operates independently
with its own reference clock allowing different rates. Each
transmit channel accepts parallel characters in an Input
Register, encodes each character for transport, and then
converts it to serial data. Each receive channel accepts serial
data and converts it to parallel data, decodes the data into
characters, and presents these characters to an Output
Register.
Figure 1
illustrates typical connections between
independent
host
systems
CYP(V)(W)15G0403DXB chips.
and
corresponding
Note:
1.
CYV15G0403DXB refers to SMPTE 259M and SMPTE 292M compliant devices. CYW15G0403DXB refers to OBSAI RP3 compliant devices (maximum
operating data rate is 1540 MBaud). CYP15G0403DXB refers to devices not compliant to SMPTE 259M and SMPTE 292M pathological test requirements and
also OBSAI RP3 operating datarate of 1536 MBaud. CYP(V)(W)15G0403DXB refers to all three devices.
Figure 1. HOTLink II System Connections
S
Serial Links
10
10
10
10
10
10
10
10
S
10
10
10
10
10
10
10
10
Serial Links
Serial Links
Serial Links
Backplane or
Cabled
Connections
Independent
CYP(V)(W)15G0403DXB
CYP(V)(W)15G0403DXB
Independent
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYRF69103 | Programmable Radio on Chip Low Power |
| CYRF69213 | Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
| CYRF6936-40LFXC | WirelessUSB⑩ LP 2.4 GHz Radio SoC |
| CYS25G0101DX-ATC | SONET OC-48 Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYW15G0403DXB-BGC | 功能描述:電信線路管理 IC Quad Indep CH XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYW15G0403DXB-BGI | 功能描述:電信線路管理 IC Quad Indep CH XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYW15G0403DXB-BGXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver |
| CYW15G0403DXB-BGXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver |
| CYW15GO403DXB-BGI | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。