欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: DAC5674EVM
廠商: Texas Instruments
文件頁數(shù): 1/39頁
文件大小: 0K
描述: EVAL MODULE FOR DAC5674
產(chǎn)品培訓(xùn)模塊: Data Converter Basics
標(biāo)準(zhǔn)包裝: 1
系列: CommsDAC™
DAC 的數(shù)量: 1
位數(shù): 14
采樣率(每秒): 400M
數(shù)據(jù)接口: 并聯(lián)
設(shè)置時間: 20ns
DAC 型: 電流
工作溫度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: DAC5674
相關(guān)產(chǎn)品: DAC5674IPHPRG4-ND - IC DAC 14BIT 400MSPS 48-HTQFP
DAC5674IPHPR-ND - IC DAC 14BIT 400MSPS 48-HTQFP
DAC5674IPHPG4-ND - IC DAC 14BIT 400MSPS 48-HTQFP
296-15726-ND - IC DAC 14BIT 400MSPS 48-HTQFP
其它名稱: 296-30860
DAC5674EVM-ND
DAC5674
SLWS148A SEPTEMBER 2003 REVISED OCTOBER 2005
14BIT, 400 MSPS, 2y/4y INTERPOLATING CommsDAC
DIGITALTOANALOG CONVERTER
8
FEATURES
D 200-MSPS Maximum Input Data Rate
D 400-MSPS Maximum Update Rate DAC
D 76-dBc SFDR Over Full First Nyquist Zone
With Single Tone Input Signal (Fout = 21 MHz)
D 74-dBc ACPR W-CDMA at 15.36 MHz IF
D 69-dBc ACPR W-CDMA at 30.72 MHz IF
D Selectable 2y or 4y Interpolation Filter
Linear Phase
0.05-dB Pass-Band Ripple
80-dB Stop-Band Attenuation
Stop-Band Transition 0.40.6 Fdata
Interpolation Filters Configurable in Either
Low-Pass or High-Pass Mode, Allows For
Selection High-Order Images
D On-Chip 2y/4y PLL Clock Multiplier, PLL
Bypass Mode
D Differential Scalable Current Outputs: 2 mA to
20 mA
D On-Chip 1.2-V Reference
D 1.8-V Digital and 3.3-V Analog Supply
Operation
D 1.8/3.3-V CMOS Compatible Interface
D Power Dissipation: 435 mW at 400 MSPS
D Package: 48-Pin TQFP
APPLICATIONS
D Cellular Base Transceiver Station Transmit
Channel
CDMA: W-CDMA, CDMA2000, IS-95
TDMA: GSM, IS-136, EDGE/UWC-136
D Test and Measurement: Arbitrary Waveform
Generation
D Direct Digital Synthesis (DDS)
D Cable Modem Termination System
DESCRIPTION
The DAC5674 is a 14-bit resolution, high-speed, digital-to-analog converter (DAC) with integrated
4
× interpolation filter, onboard clock multiplier, and on-chip voltage reference. The device has been designed
for high-speed digital data transmission in wired and wireless communication systems, high-frequency
direct-digital synthesis (DDS) and waveform reconstruction in test and measurement applications.
The 4
× interpolation filter is implemented as a cascade of two 2× interpolation filters, each of which can be
configured for either low-pass or high-pass response. This enables the user to select one of the higher order
images present at multiples of the input data rate clock while maintaining a low date input rate. The resulting
high IF output frequency allows the user to omit the conventional first mixer in heterodyne transmitter
architectures and directly up-convert to RF using only one mixer, thereby reducing system complexity and
costs.
In 4
× interpolation low-pass response mode, the DACs excellent spurious free dynamic range (SFDR) at
intermediate frequencies located in the first Nyquist zone (up to 40 MHz) allows for multicarrier transmission
in cellular base transceiver stations (BTS). The low-pass interpolation mode thereby relaxes image filter
requirements by filtering out the images in the adjacent Nyquist zones.
The DAC5674 PLL clock multiplier controls all internal clocks for the digital filters and DAC core. The differential
clock input and internal clock circuitry provides for optimum jitter performance. Sine wave clock input signal is
supported. The PLL can be bypassed by an external clock running at the DAC core update rate. The clock
divider of the PLL ensures that the digital filters operate at the correct clock frequencies.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Excel is a trademark of Microsoft Corporation.
CommsDAC and PowerPAD are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
www.ti.com
Copyright
2005, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
ELJ-PE5N6KF INDUCTOR 5.6NH 10% 0603 SMD
ECM15DSEN-S13 CONN EDGECARD 30POS .156 EXTEND
AP2280-1FMG-7 IC LOAD SW CTRL 1CH 6-DFN
SDR-X SCOTCH CODE REFILL X
ECM15DSEH-S13 CONN EDGECARD 30POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC5674IPHP 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-Bit 400 CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC5674IPHPG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-Bit 400 CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC5674IPHP-ND 制造商: 功能描述: 制造商:undefined 功能描述:
DAC5674IPHPR 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-Bit 400 CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC5674IPHPRG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-Bit 400 CommsDAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
主站蜘蛛池模板: 太原市| 油尖旺区| 汉阴县| 山阴县| 陵川县| 洛宁县| 杭州市| 府谷县| 长武县| 柳江县| 娱乐| 长汀县| 崇阳县| 任丘市| 浪卡子县| 丰镇市| 成都市| 铜山县| 上饶县| 溧阳市| 丽江市| 大石桥市| 龙门县| 喜德县| 民勤县| 望江县| 邵武市| 太和县| 横峰县| 德格县| 宜春市| 永泰县| 墨竹工卡县| 兰西县| 行唐县| 陆丰市| 汾西县| 农安县| 通辽市| 香港| 房产|