- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376621 > DDU4F-5500B2 Delay Line PDF資料下載
參數(shù)資料
| 型號(hào)： | DDU4F-5500B2 |
| 英文描述： | Delay Line |
| 中文描述： | 延遲線 |
| 文件頁(yè)數(shù)： | 1/4頁(yè) |
| 文件大小： | 82K |
| 代理商： | DDU4F-5500B2 |
DDU4F
Doc #97033
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
5-TAP, TTL-INTERFACED
FIXED DELAY LINE
(SERIES DDU4F)
FEATURES
PACKAGES
Five equally spaced outputs
Fits standard 14-pin DIP socket
Low profile
Auto-insertable
Input & outputs fully TTL interfaced & buffered
10 T
2
L fan-out capability
FUNCTIONAL DESCRIPTION
The DDU4F-series device is a 5-tap digitally buffered delay line. The
signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an
amount determined by the device dash number (See Table). For dash
numbers less than 5025, the total delay of the line is measured from T1 to
T5. The nominal tap-to-tap delay increment is given by one-fourth of the
total delay, and the inherent delay from IN to T1 is nominally 3.5ns. For
dash numbers greater than or equal to 5025, the total delay of the line is measured from IN to T5. The
nominal tap-to-tap delay increment is given by one-fifth of this number.
SERIES SPECIFICATIONS
Minimum input pulse width:
20% of total delay
Output rise time:
2ns typical
Supply voltage:
5VDC
±
5%
Supply current:
I
CCL
= 32ma typical
I
CCH
= 7ma typical
Operating temperature:
0
°
to 70
°
C
Temp. coefficient of total delay:
100 PPM/
°
C
25%
25%
25%
25%
VCC
GND
IN
T1
T2
T3
T4
T5
Functional diagram for dash numbers < 5025
3.5ns
20%
20%
20%
20%
20%
VCC
GND
IN
T1
T2
T3
T4
T5
Functional diagram for dash numbers >= 5025
1997 Data Delay Devices
data
delay
devices,
inc.
3
1
2
3
4
5
6
7
14
13
12
11
10
9
8
IN
N/C
N/C
T2
N/C
T4
GND
VDD
N/C
T1
N/C
T3
N/C
T5
14
12
10
8
1
4
6
7
IN
T2
T4
GND
VCC
T1
T3
T5
DDU4F-xx
DDU4F-xxA2 Gull-Wing
DDU4F-xxB2 J-Lead
DDU4F-xxM
DIP
Military DIP
Military SMD
DDU4F-xxMC2
PIN DESCRIPTIONS
IN
T1-T5
VCC
GND
Signal Input
Tap Outputs
+5 Volts
Ground
DASH NUMBER SPECIFICATIONS
Part
Number
DDU4F-5004
DDU4F-5006
DDU4F-5008
DDU4F-5010
DDU4F-5012
DDU4F-5016
DDU4F-5020
DDU4F-5025
DDU4F-5030
DDU4F-5040
DDU4F-5050
DDU4F-5060
DDU4F-5075
DDU4F-5100
DDU4F-5125
DDU4F-5150
DDU4F-5200
DDU4F-5250
DDU4F-5300
DDU4F-5400
DDU4F-5500
Total
Delay (ns)
4
±
1.0 *
6
±
1.0 *
8
±
2.0 *
10
±
2.0 *
12
±
2.0 *
16
±
2.0 *
20
±
3.0 *
25
±
3.0
30
±
3.0
40
±
3.0
50
±
3.0
60
±
3.0
75
±
4.0
100
±
5.0
125
±
6.5
150
±
7.5
200
±
10.0
250
±
12.5
300
±
15.0
400
±
20.0
500
±
25.0
Delay Per
Tap (ns)
1.0
±
0.5
1.5
±
0.5
2.0
±
1.0
2.5
±
1.0
3.0
±
1.0
4.0
±
1.5
5.0
±
2.0
5.0
±
2.0
6.0
±
2.0
8.0
±
2.0
10.0
±
3.0
12.0
±
3.0
15.0
±
3.0
20.0
±
3.0
25.0
±
3.0
30.0
±
3.0
40.0
±
4.0
50.0
±
5.0
60.0
±
6.0
80.0
±
8.0
100.0
±
10.0
* Total delay is referenced to first tap output
Input to first tap = 3.5ns
±
1ns
NOTE: Any dash number between 5004 and 5500
not shown is also available.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDU4F-5500M | Delay Line |
| DDU4F-5500MC2 | Delay Line |
| DDU4F7690 | Logic IC |
| DDU7-100 | 10 Taps (14 pins DIP) T2L Interfaced |
| DDU7-xxx | 10 Taps (14 pins DIP) T2L Interfaced |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDU4F-5500M | 制造商:DATADELAY 制造商全稱(chēng):Data Delay Devices, Inc. 功能描述:5-TAP, TTL-INTERFACED FIXED DELAY LINE (SERIES DDU4F) |
| DDU4F-5500MC | 制造商:DATADELAY 制造商全稱(chēng):Data Delay Devices, Inc. 功能描述:5-TAP, TTL-INTERFACED FIXED DELAY LINE (SERIES DDU4F) |
| DDU4F-5500MC2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Delay Line |
| DDU4F7690 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Logic IC |
| DDU-4F-7690A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Tapped Delay Line |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。