- 您現在的位置：買賣IC網 > PDF目錄376625 > DDU8C-5050 Tapped Delay Line PDF資料下載
參數資料
| 型號： | DDU8C-5050 |
| 英文描述： | Tapped Delay Line |
| 中文描述： | 抽頭延遲線 |
| 文件頁數： | 2/4頁 |
| 文件大小： | 68K |
| 代理商： | DDU8C-5050 |
DDU8C
Doc #97013
DATA DELAY DEVICES, INC.
2
Powered by ICminer.com Electronic-Library Service CopyRight 2003
APPLICATION NOTES
HIGH FREQUENCY RESPONSE
The DDU8C tolerances are guaranteed for input
pulse widths and periods greater than those
specified in the test conditions. Although the
device will function properly for pulse widths as
small as 40% of the total delay and periods as
small as 80% of the total delay (for a symmetric
input), the delays may deviate from their values
at low frequency. However, for a given input
condition, the deviation will be repeatable from
pulse to pulse. Contact technical support at Data
Delay Devices if your application requires device
testing at a specific input condition.
POWER SUPPLY BYPASSING
The DDU8C relies on a stable power supply to
produce repeatable delays within the stated
tolerances. A 0.1uf capacitor from VDD to GND,
located as close as possible to the VDD pin, is
recommended. A wide VDD trace and a clean
ground plane should be used.
DEVICE SPECIFICATIONS
TABLE 1: ABSOLUTE MAXIMUM RATINGS
PARAMETER
DC Supply Voltage
Input Pin Voltage
Storage Temperature
Lead Temperature
SYMBOL
V
DD
V
IN
T
STRG
T
LEAD
MIN
-0.3
-0.3
-55
MAX
7.0
V
DD
+0.3
150
300
UNITS
V
V
C
C
NOTES
10 sec
TABLE 2: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
High Level Output Voltage
SYMBOL
V
OH
MIN
3.98
TYP
4.4
MAX
UNITS
V
NOTES
V
DD
= 5.0, I
OH
= MAX
V
IH
= MIN, V
IL
= MAX
V
DD
= 5.0, I
OL
= MAX
V
IH
= MIN, V
IL
= MAX
Low Level Output Voltage
V
OL
0.15
0.26
V
High Level Output Current
Low Level Output Current
High Level Input Voltage
Low Level Input Voltage
Input Current
I
OH
I
OL
V
IH
V
IL
I
IH
-4.0
4.0
mA
mA
V
V
μ
A
3.15
1.35
0.10
V
DD
= 5.0
相關PDF資料 |
PDF描述 |
|---|---|
| DDU8C-5050A1 | Delay Line |
| DDU8C-5050B1 | Delay Line |
| DDU8C3 | 5-TAP, 3.3V CMOS-INTERFACED FIXED DELAY LINE |
| DDU8C3-5004 | 5-TAP, 3.3V CMOS-INTERFACED FIXED DELAY LINE |
| DDU8C3-5006 | 5-TAP, 3.3V CMOS-INTERFACED FIXED DELAY LINE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DDU8C-5050A1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| DDU8C-5050B1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| DDU8C-5050M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| DDU8C-5050MD1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
| DDU8C-5050MD4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Delay Line |
發布緊急采購，3分鐘左右您將得到回復。