- 您現在的位置：買賣IC網 > PDF目錄376726 > DJIXE972MHAA4 (Intel Corp.) Single-Port 10/100 Mbps PHY Transceiver PDF資料下載
參數資料
| 型號： | DJIXE972MHAA4 |
| 廠商： | Intel Corp. |
| 英文描述： | Single-Port 10/100 Mbps PHY Transceiver |
| 中文描述： | 單端口10/100 Mbps的物理層收發器 |
| 文件頁數： | 28/92頁 |
| 文件大小： | 666K |
| 代理商： | DJIXE972MHAA4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
28
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
5.3
Operating Requirements
5.3.1
Power Requirements
The LXT972M Transceiver requires three power supply inputs:
VCCA
VCCD
VCCIO
The digital and analog circuits require 3.3 V supplies (VCCA and VCCD). These inputs may be
supplied from a single source. Each supply input must be de-coupled to ground.
An additional supply may be used for the MII (VCCIO). The supply may be either +2.5 V or
+3.3 V. Also, the inputs on the MII interface are tolerant to 5 V signals from the controller on the
other side of the MII interface. For MII I/O characteristics, see
Table 24, “Digital I/O
Characteristics1 - MII Pins” on page 62
.
Note:
Bring up power supplies as close to the same time as possible.
Note:
As a matter of good practice, keep power supplies as clean as possible.
5.3.2
Clock Requirements
5.3.2.1
External Crystal/Oscillator
The LXT972M Transceiver requires a reference clock input that is used to generate transmit
signals and recover receive signals. It may be provided by either of two methods: by connecting a
crystal across the oscillator pins (XI and XO) with load capacitors, or by connecting an external
clock source to pin XI.
The connection of a clock source to the XI pin requires the XO pin to be left open. To minimize
transmit jitter, Intel recommends a crystal-based clock instead of a derived clock (that is, a PLL-
based clock).
A crystal is typically used in NIC applications. An external 25 MHz clock source, rather than a
crystal, is frequently used in switch applications. For clock timing requirements, see
Table 25, “I/O
Characteristics - REFCLK/XI and XO Pins” on page 63
.
5.3.2.2
MDIO Clock
The MII management channel (MDIO) also requires an external clock. The managed data clock
(MDC) speed is a maximum of 8 MHz. For details, see
Table 37, “Intel LXT972M Transceiver
MDIO Timing” on page 72
.
相關PDF資料 |
PDF描述 |
|---|---|
| DJIXE972MHCA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MHEA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKAA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKCA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKEA4 | Single-Port 10/100 Mbps PHY Transceiver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DJIXE972MHCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MHEA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJIXE972MKEA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
發布緊急采購，3分鐘左右您將得到回復。