欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: DJIXF972MQAA4
廠商: Intel Corp.
英文描述: Single-Port 10/100 Mbps PHY Transceiver
中文描述: 單端口10/100 Mbps的物理層收發器
文件頁數: 50/92頁
文件大小: 666K
代理商: DJIXF972MQAA4
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
50
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
5.8
10 Mbps Operation
The LXT972M Transceiver operates as a standard 10BASE-T transceiver and supports standard
10 Mbps functions. During 10BASE-T operation, the LXT972M Transceiver transmits and
receives Manchester-encoded data across the network link. When the MAC is not actively
transmitting data, the LXT972M Transceiver drives link pulses onto the line.
In 10BASE-T mode, the polynomial scrambler/de-scrambler is inactive. Manchester-encoded
signals received from the network are decoded by the LXT972M Transceiver and sent across the
MII to the MAC.
Note:
5.8.1
10BASE-T Preamble Handling
The LXT972M Transceiver offers two options for preamble handling, selected by Register bit 16.5.
In 10BASE-T mode when Register bit 16.5 = 0, the LXT972M Transceiver strips the entire
preamble off of received packets. CRS is asserted coincident with the start of the preamble.
RX_DV is held Low for the duration of the preamble. When RX_DV is asserted, the very first
two nibbles driven by the LXT972M Transceiver are the SFD “5D” hex followed by the body
of the packet.
In 10BASE-T mode when Register bit 16.5 = 1, the LXT972M Transceiver passes the
preamble through the MII and asserts RX_DV and CRS simultaneously. (In 10BASE-T
loopback, the LXT972M Transceiver loops back whatever the MAC transmits to it, including
the preamble.)
5.8.2
10BASE-T Carrier Sense
For 10BASE-T links, CRS assertion is based on reception of valid preamble, and CRS de-assertion
is based on reception of an end-of-frame (EOF) marker. Register bit 16.7 allows CRS de-assertion
to be synchronized with RX_DV de-assertion. For details, see
Table 51, “Configuration Register -
Address 16, Hex 10” on page 84
.
5.8.3
10BASE-T Dribble Bits
The LXT972M Transceiver handles dribble bits in all modes. If one to four dribble bits are
received, the nibble is passed across the MII, padded with ones if necessary. If five to seven
dribble bits are received, the second nibble is not sent to the MII bus.
相關PDF資料
PDF描述
DJIXF972MQCA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MQEA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MTAA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MTCA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MTEA4 Single-Port 10/100 Mbps PHY Transceiver
相關代理商/技術參數
參數描述
DJIXF972MQCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MQEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MTAA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MTCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXF972MTEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
主站蜘蛛池模板: 清原| 新安县| 沙湾县| 烟台市| 武安市| 青铜峡市| 武乡县| 和硕县| 七台河市| 昌都县| 封开县| 藁城市| 铁力市| 洛扎县| 利津县| 盐边县| 霍州市| 聂荣县| 高雄市| 衡阳县| 永康市| 名山县| 阜新| 绥芬河市| 衢州市| 通榆县| 云霄县| 永兴县| 澄迈县| 黔江区| 唐海县| 获嘉县| 格尔木市| 汪清县| 沈阳市| 化隆| 佛学| 徐州市| 都匀市| 齐河县| 濉溪县|