欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: DJIXP972MBEA4
廠商: Intel Corp.
英文描述: Single-Port 10/100 Mbps PHY Transceiver
中文描述: 單端口10/100 Mbps的物理層收發器
文件頁數: 50/92頁
文件大小: 666K
代理商: DJIXP972MBEA4
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
50
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
5.8
10 Mbps Operation
The LXT972M Transceiver operates as a standard 10BASE-T transceiver and supports standard
10 Mbps functions. During 10BASE-T operation, the LXT972M Transceiver transmits and
receives Manchester-encoded data across the network link. When the MAC is not actively
transmitting data, the LXT972M Transceiver drives link pulses onto the line.
In 10BASE-T mode, the polynomial scrambler/de-scrambler is inactive. Manchester-encoded
signals received from the network are decoded by the LXT972M Transceiver and sent across the
MII to the MAC.
Note:
5.8.1
10BASE-T Preamble Handling
The LXT972M Transceiver offers two options for preamble handling, selected by Register bit 16.5.
In 10BASE-T mode when Register bit 16.5 = 0, the LXT972M Transceiver strips the entire
preamble off of received packets. CRS is asserted coincident with the start of the preamble.
RX_DV is held Low for the duration of the preamble. When RX_DV is asserted, the very first
two nibbles driven by the LXT972M Transceiver are the SFD “5D” hex followed by the body
of the packet.
In 10BASE-T mode when Register bit 16.5 = 1, the LXT972M Transceiver passes the
preamble through the MII and asserts RX_DV and CRS simultaneously. (In 10BASE-T
loopback, the LXT972M Transceiver loops back whatever the MAC transmits to it, including
the preamble.)
5.8.2
10BASE-T Carrier Sense
For 10BASE-T links, CRS assertion is based on reception of valid preamble, and CRS de-assertion
is based on reception of an end-of-frame (EOF) marker. Register bit 16.7 allows CRS de-assertion
to be synchronized with RX_DV de-assertion. For details, see
Table 51, “Configuration Register -
Address 16, Hex 10” on page 84
.
5.8.3
10BASE-T Dribble Bits
The LXT972M Transceiver handles dribble bits in all modes. If one to four dribble bits are
received, the nibble is passed across the MII, padded with ones if necessary. If five to seven
dribble bits are received, the second nibble is not sent to the MII bus.
相關PDF資料
PDF描述
DJIXP972MCAA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MCCA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MCEA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MEAA4 Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MECA4 Single-Port 10/100 Mbps PHY Transceiver
相關代理商/技術參數
參數描述
DJIXP972MCAA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MCCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MCEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MEAA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJIXP972MECA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
主站蜘蛛池模板: 上犹县| 河曲县| 哈巴河县| 杨浦区| 吴堡县| 边坝县| 宜兰市| 阿克| 长武县| 台南县| 四会市| 莱阳市| 鄂尔多斯市| 平山县| 永仁县| 荥阳市| 贺兰县| 汉川市| 尖扎县| 维西| 扶余县| 于田县| 三门县| 宜章县| 垫江县| 吴旗县| 长顺县| 宜君县| 辛集市| 河北区| 乌鲁木齐市| 凤凰县| 阳江市| 龙泉市| 化德县| 吉隆县| 漯河市| 中阳县| 达孜县| 泰来县| 镇原县|