- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376726 > DJLXT972MLCA4 (Intel Corp.) Single-Port 10/100 Mbps PHY Transceiver PDF資料下載
參數(shù)資料
| 型號： | DJLXT972MLCA4 |
| 廠商： | Intel Corp. |
| 英文描述： | Single-Port 10/100 Mbps PHY Transceiver |
| 中文描述： | 單端口10/100 Mbps的物理層收發(fā)器 |
| 文件頁數(shù)： | 76/92頁 |
| 文件大小： | 666K |
| 代理商： | DJLXT972MLCA4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
76
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
Table 41
lists control register bits.
Table 41. Control Register - Address 0, Hex 0
Bit
Name
Description
Type
1
Default
0.15
Reset
0 = Normal operation
1 = PHY reset
R/W
SC
0
0.14
Loopback
0 = Disable loopback mode
1 = Enable loopback mode
R/W
0
0.13
Speed Selection
0.6
0.13
Speed Selected
R/W
Note 2
0
0
1
1
0
1
0
1
10 Mbps
100 Mbps
1000 Mbps (not supported)
Reserved
0.12
Auto-Negotiation
Enable
0 = Disable auto-negotiation process
1 = Enable auto-negotiation process
R/W
Note 2
0.11
Power-Down
0 = Normal operation
1 = Power-down
R/W
0
0.10
Isolate
0 = Normal operation
1 = Electrically isolate PHY from MII
R/W
0
0.9
Restart Auto-
Negotiation
0 = Normal operation
1 = Restart auto-negotiation process
R/W
SC
0
0.8
Duplex Mode
0 = Half-duplex
1 = Full-duplex
R/W
Note 2
0.7
Collision Test
0 = Disable COL signal test
1 = Enable COL signal test
R/W
0
0.6
Speed Selection
X - 0.6
0.13
Speed Selected
R/W
0
0
0
1
1
0
1
0
1
10 Mbps
100 Mbps
1000 Mbps (not supported)
Reserved
0.5:0
Reserved
Write as ‘0’. Ignore on Read.
R/W
00000
1. R/W = Read/Write
SC = Self Clearing
2. Some bits have their default values determined at reset by hardware configuration pins. For default details
for these bits, see
Section 5.4.4, “Hardware Configuration Settings”
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DJLXT972MLEA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MNAA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MNCA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MNEA4 | Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MPAA4 | Single-Port 10/100 Mbps PHY Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DJLXT972MLEA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MNAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MNCA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MNEA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| DJLXT972MPAA4 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。