- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376788 > DM74LS169AN (FAIRCHILD SEMICONDUCTOR CORP) Quad Buffer with 3-STATE Outputs; Package: SOP; No of Pins: 14; Container: Rail PDF資料下載
參數(shù)資料
| 型號： | DM74LS169AN |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quad Buffer with 3-STATE Outputs; Package: SOP; No of Pins: 14; Container: Rail |
| 中文描述： | LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-16 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 213K |
| 代理商： | DM74LS169AN |
DM74LS169A
Synchronous 4-Bit Up/Down Binary Counter
General Description
This synchronous presettable counter features an internal
carry look-ahead for cascading in high-speed counting appli-
cations. Synchronous operation is provided by having all
flip-flops clocked simultaneously, so that the outputs all
change at the same time when so instructed by the
count-enable inputs and internal gating. This mode of opera-
tion helps eliminate the output counting spikes that are nor-
mally associated with asynchronous (ripple clock) counters.
Abuffered clock input triggers the four master-slave flip-flops
on the rising edge of the clock waveform.
This counter is fully programmable; that is, the outputs may
each be preset either high or low. The load input circuitry al-
lows loading with the carry-enable output of cascaded
counters.As loading is synchronous, setting up a low level at
the load input disables the counter and causes the outputs to
agree with the data inputs after the next clock pulse.
The carry look-ahead circuitry permits cascading counters
for n-bit synchronous applications without additional gating.
Both count-enable inputs (P and T) must be low to count.
The direction of the count is determined by the level of the
up/down input. When the input is high, the counter counts
up; when low, it counts down. Input T is fed forward to enable
the carry outputs. The carry output thus enabled will produce
a low-level output pulse with a duration approximately equal
to the high portion of the Q
output when counting up, and
approximately equal to the low portion of the Q
output when
counting down. This low-level overflow carry pulse can be
used to enable successively cascaded stages. Transitions at
the enable P or T inputs are allowed regardless of the level
of the clock input. All inputs are diode clamped to minimize
transmission-line effects, thereby simplifying system design.
This counter features a fully independent clock circuit.
Changes at control inputs (enable P, enable T, load, up/
down), which modify the operating mode, have no effect until
clocking occurs. The function of the counter (whether en-
abled, disabled, loading, or counting) will be dictated solely
by the conditions meeting the stable setup and hold times.
Features
n
Fully synchronous operation for counting and
programming.
n
Internal look-ahead for fast counting.
n
Carry output for n-bit cascading.
n
Fully independent clock circuit
Connection Diagram
Dual-In-Line Package
DS006401-1
Order Number 54LS169DMQB, 54LS169FMQB, 54LS169LMQB,
DM54LS169AJ, DM54LS169AW, DM74LS169AM or DM74LS169AN
See Package Number E20A, J16A, M16A, N16E or W16A
April 1998
D
1998 Fairchild Semiconductor Corporation
DS006401
www.fairchildsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM74LS174 | 16-Bit Buffer/Line Driver with 3-STATE Outputs; Package: TSSOP; No of Pins: 48; Container: Rail |
| DM74LS174M | 16-Bit Buffer/Line Driver with 3-STATE Outputs; Package: TSSOP; No of Pins: 48; Container: Tape & Reel |
| DM74LS174N | 16-Bit Buffer/Line Driver with 3-STATE Outputs; Package: SSOP; No of Pins: 48; Container: Tape & Reel |
| DM74LS174SJ | Hex/Quad D-Type Flip-Flops with Clear |
| DM74LS175 | Hex/Quad D-Type Flip-Flops with Clear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM74LS174 DIE | 制造商:Texas Instruments 功能描述: |
| DM74LS174 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74LS174M | 功能描述:觸發(fā)器 Hex D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| DM74LS174MX | 功能描述:觸發(fā)器 Hex D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| DM74LS174N | 功能描述:觸發(fā)器 Hex D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。