- 您現在的位置：買賣IC網 > PDF目錄376798 > DM74S374N (FAIRCHILD SEMICONDUCTOR CORP) 3-STATE Octal D-Type Transparent Latches PDF資料下載
參數資料
| 型號： | DM74S374N |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3-STATE Octal D-Type Transparent Latches |
| 中文描述： | S SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-20 |
| 文件頁數： | 1/7頁 |
| 文件大小： | 72K |
| 代理商： | DM74S374N |
2000 Fairchild Semiconductor Corporation
DS006486
www.fairchildsemi.com
August 1986
Revised May 2000
D
DM74S373
DM74S374
3-STATE Octal D-Type Transparent Latches
and Edge-Triggered Flip-Flops
General Description
These 8-bit registers feature totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these registers with
the capability of being connected directly to and driving the
bus lines in a bus-organized system without need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight latches of the DM74S373 are transparent D-type
latches meaning that while the enable (G) is HIGH the Q
outputs will follow the data (D) inputs. When the enable is
taken LOW the output will be latched at the level of the
data that was set up.
The eight flip-flops of the DM74S374 are edge-triggered D-
type flip-flops. On the positive transition of the clock, the Q
outputs will be set to the logic states that were set up at the
D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines
simplify system design as ac and dc noise rejection is
improved by typically 400 mV due to the input hysteresis. A
buffered output control input can be used to place the eight
outputs in either a normal logic state (HIGH or LOW logic
levels) or a high-impedance state. In the high-impedance
state the outputs neither load nor drive the bus lines signifi-
cantly.
The output control does not affect the internal operation of
the latches or flip-flops. That is, the old data can be
retained or new data can be entered even while the outputs
are OFF.
Features
I
Choice of 8 latches or 8 D-type flip-flops in a single
package
I
3-STATE bus-driving outputs
I
Full parallel-access for loading
I
Buffered control inputs
I
P-N-P input reduce D-C loading on data lines
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
DM74S373N
DM74S374N
Order Number
DM74S373WM
DM74S373N
DM74S374WM
DM74S374N
Package Number
M20B
N20A
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
相關PDF資料 |
PDF描述 |
|---|---|
| DM74S374WM | 3-STATE Octal D-Type Transparent Latches |
| DM74S373WMX | 8-Bit D-Type Latch |
| DM74S374WMX | Octal D-Type Flip-Flop |
| DM74S40 | Dual 4-Input NAND Buffer |
| DM74S40N | Dual 4-Input NAND Buffer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DM74S381 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74S40 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74S40J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DM74S40N | 功能描述:邏輯門 Dl 4-Input NAND Buff RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數量:2 線路數量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| DM74S474N | 制造商:Texas Instruments 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。