- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376798 > DM74S74N (FAIRCHILD SEMICONDUCTOR CORP) Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | DM74S74N |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs |
| 中文描述： | S SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-14 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大小： | 50K |
| 代理商： | DM74S74N |
2000 Fairchild Semiconductor Corporation
DS006457
www.fairchildsemi.com
August 1986
Revised April 2000
D
DM74S74
Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear, and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs. The infor-
mation on the D input is accepted by the flip-flops on the
positive going edge of the clock pulse. The triggering
occurs at a voltage level and is not directly related to the
transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
HIGH without affecting the outputs as long as setup and
hold times are not violated. A low logic level on the preset
or clear inputs will set or reset the outputs regardless of the
logic levels of the other inputs.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
H
=
HIGH Logic Level
X
=
Either LOW or HIGH Logic Level
L
=
LOW Logic Level
↑
=
Positive-going Transition
*
=
This configuration is nonstable; that is, it will not persist when either the
preset and/or clear inputs return to its inactive (HIGH) level.
Q
0
=
The output logic level of Q before the indicated input conditions were
established.
Order Number
DM74S74M
DM74S74N
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
PR
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
↑
↑
L
D
X
X
X
H
L
X
Q
H
L
H*
H
L
Q
0
Q
L
H
H*
L
H
Q
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM74S74MX | Dual D-Type Flip-Flop |
| DM74S86 | Quad 2-Input Exclusive-OR Gate |
| DM74S86N | Quad 2-Input Exclusive-OR Gate |
| DM7678J | Character Generator |
| DM7679J | Character Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM74S86 DIE | 制造商:Texas Instruments 功能描述: |
| DM74S86 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74S86N | 功能描述:邏輯門 Qd 2-Input OR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| DM74S86N 83 | 制造商:National Semiconductor 功能描述:74S86N |
| DM74S86N83 | 制造商:National Semiconductor 功能描述:74S86N |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。