- 您現在的位置：買賣IC網 > PDF目錄376965 > DS2172TN Bit Error Rate Tester BERT PDF資料下載
參數資料
| 型號： | DS2172TN |
| 英文描述： | Bit Error Rate Tester BERT |
| 中文描述： | 誤碼率測試儀誤碼 |
| 文件頁數： | 1/21頁 |
| 文件大小： | 213K |
| 代理商： | DS2172TN |
1 of 21
051700
FEATURES
Generates/Detects digital bit patterns for
analyzing, evaluating and troubleshooting
digital communications systems
Operates at speeds from DC to 52 MHz
Programmable polynomial length and
feedback taps for generation of any other
pseudorandom pattern up to 32 bits in length
including: 2
6
-1, 2
9
-1, 2
11
-1, 2
15
-1, 2
20
-1, 2
23
-1,
and 2
32
-1
Programmable user-defined pattern and
length for generation of any repetitive pattern
up to 32 bits in length
Large 32-bit error count and bit count
registers
Software programmable bit error insertion
Fully independent transmit and receive
sections
8-bit parallel control port
Detects test patterns with bit error rates up to
10
-2
PIN ASSIGNMENT
ORDERING INFORMATION
DS2172T
DS2172TN
(0
0
C to 70
0
C)
(-40
0
C to + 85
0
C)
DESCRIPTION
The DS2172 Bit Error Rate Tester (BERT) is a software programmable test pattern generator, receiver,
and analyzer capable of meeting the most stringent error performance requirements of digital
transmission facilities. Two categories of test pattern generation (Pseudo-random and Repetitive)
conform to CCITT/ITU O.151, O.152, O.153, and O.161 standards. The DS2172 operates at clock rates
ranging from DC to 52 MHz. This wide range of operating frequency allows the DS2172 to be used in
existing and future test equipment, transmission facilities, switching equipment, multiplexers, DACs,
Routers, Bridges, CSUs, DSUs, and CPE equipment.
The DS2172 user-programmable pattern registers provide the unique ability to generate loopback patterns
required for T1, Fractional-T1, Smart Jack, and other test procedures. Hence the DS2172 can initiate the
loopback, run the test, check for errors, and finally deactivate the loopback.
The DS2172 consists of four functional blocks: the pattern generator, pattern detector, error counter, and
control interface. The DS2172 can be programmed to generate any pseudorandom pattern with length up
to 2
32
-1 bits (see Table 5, Note 9) or any user programmable bit pattern from 1 to 32 bits in length. Logic
inputs can be used to configure the DS2172 for applications requiring gap clocking such as Fractional-T1,
Switched-56, DDS, normal framing requirements, and per-channel test procedures. In addition, the
DS2172 can insert single or 10
-1
to 10
-7
bit errors to verify equipment operation and connectivity.
DS2172
Bit Error Rate Tester (BERT)
www.dalsemi.com
TL
AD0
AD1
TEST
VSS
AD2
AD3
AD4
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
RL
RLOS
LC
VSS
VDD
INT
WR(R/W)
ALE(AS)
A
A
A
V
V
B
R
C
T
T
T
V
V
R
R
R
DS2172
32-Pin TQFP
9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25
相關PDF資料 |
PDF描述 |
|---|---|
| DS2172 | Bit Error Rate Tester BERT |
| DS2174DK | Enhanced Bit Error-Rate Tester Design Kit |
| DS2175S | PCM， Other/Special/Miscellaneous |
| DS2175SN | PCM， Other/Special/Miscellaneous |
| DS2176IND | Telecommunication IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS2172TN/T&R | 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS2172TN+ | 功能描述:電信集成電路 Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS2172TN+T&R | 制造商:Maxim Integrated Products 功能描述:BERT 32P TQFP T&R IND LEAD FREE - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC BIT ERROR RATE TESTER 32TQFP 制造商:Maxim Integrated Products 功能描述:Telecom ICs Bit Error Rate Tester (BERT) |
| DS2172TN+T&R | 功能描述:電信集成電路 Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS2174 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:EBERT |
發布緊急采購，3分鐘左右您將得到回復。