- 您現在的位置：買賣IC網 > PDF目錄376996 > DSG5402PGE100 (Texas Instruments, Inc.) FIXED-POINT DIGITAL SIGNAL PROCESSOR PDF資料下載
參數資料
| 型號： | DSG5402PGE100 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數字信號處理 |
| 英文描述： | FIXED-POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 定點數字信號處理器 |
| 文件頁數： | 1/68頁 |
| 文件大小： | 948K |
| 代理商： | DSG5402PGE100 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
/
SPRS079E – OCTOBER 1998 – REVISED AUGUST 2000
1
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Advanced Multibus Architecture With Three
Separate 16-Bit Data Memory Buses and
One Program Memory Bus
40-Bit Arithmetic Logic Unit (ALU),
Including a 40-Bit Barrel Shifter and Two
Independent 40-Bit Accumulators
17-
×
17-Bit Parallel Multiplier Coupled to a
40-Bit Dedicated Adder for Non-Pipelined
Single-Cycle Multiply/Accumulate (MAC)
Operation
Compare, Select, and Store Unit (CSSU) for
the Add/Compare Selection of the Viterbi
Operator
Exponent Encoder to Compute an
Exponent Value of a 40-Bit Accumulator
Value in a Single Cycle
Two Address Generators With Eight
Auxiliary Registers and Two Auxiliary
Register Arithmetic Units (ARAUs)
Data Bus With a Bus-Holder Feature
Extended Addressing Mode for 1M
×
16-Bit
Maximum Addressable External Program
Space
4K x 16-Bit On-Chip ROM
16K x 16-Bit Dual-Access On-Chip RAM
Single-Instruction-Repeat and
Block-Repeat Operations for Program Code
Block-Memory-Move Instructions for
Efficient Program and Data Management
Instructions With a 32-Bit Long Word
Operand
Instructions With Two- or Three-Operand
Reads
Arithmetic Instructions With Parallel Store
and Parallel Load
Conditional Store Instructions
Fast Return From Interrupt
On-Chip Peripherals
– Software-Programmable Wait-State
Generator and Programmable Bank
Switching
– On-Chip Phase-Locked Loop (PLL) Clock
Generator With Internal Oscillator or
External Clock Source
– Two Multichannel Buffered Serial Ports
(McBSPs)
– Enhanced 8-Bit Parallel Host-Port
Interface (HPI8)
– Two 16-Bit Timers
– Six-Channel Direct Memory Access
(DMA) Controller
Power Consumption Control With IDLE1,
IDLE2, and IDLE3 Instructions With
Power-Down Modes
CLKOUT Off Control to Disable CLKOUT
On-Chip Scan-Based Emulation Logic,
IEEE Std 1149.1
(JTAG) Boundary Scan
Logic
10-ns Single-Cycle Fixed-Point Instruction
Execution Time (100 MIPS) for 3.3-V Power
Supply (1.8-V Core)
Available in a 144-Pin Plastic Low-Profile
Quad Flatpack (LQFP) (PGE Suffix) and a
144-Pin Ball Grid Array (BGA) (GGU Suffix)
NOTE:
(literature number SPRU307).Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
2000, Texas Instruments Incorporated
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
"%&($*"&% ") +((%* ) & '+#"*"&% *
(&+*) &%&($ *& )'""*"&%) '( *! *($) & -) %)*(+$%*)
)*%( ,((%*.(&+*"&% '(&))"% &) %&* %))("#. "%#+
*)*"% & ## '($*()
相關PDF資料 |
PDF描述 |
|---|---|
| DSG9500-000 | DSG9500-000:Planar Beam Lead PIN Diode|PIN Diodes: PIN Beam Lead Diodes |
| DSH-20NC | DSH-20NC |
| DSH015 | High-Speed Switching Diode |
| DSH05 | |
| DSH40 | Converter IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DSG-601E | 制造商:Alpha 3 Manufacturing 功能描述: |
| DSG-601ET | 制造商:Alpha 3 Manufacturing 功能描述: |
| DSG-603E | 制造商:Alpha 3 Manufacturing 功能描述: |
| DSG-603ET | 制造商:Alpha 3 Manufacturing 功能描述: |
| DSG9500-000 | 制造商:Skyworks Solutions Inc 功能描述:SILICON PIN BEAMLEAD 制造商:Skyworks Solutions Inc 功能描述:PlanarBeamLeadPIN Diode, Gel pack 制造商:Skyworks Solutions Inc 功能描述:RF PIN DIODE |
發布緊急采購，3分鐘左右您將得到回復。