- 您現在的位置：買賣IC網 > PDF目錄21343 > DSPIC33FJ16GS504T-50I/PT (Microchip Technology)IC MCU/DSP 16KB FLASH 44-TQFP PDF資料下載
參數資料
| 型號： | DSPIC33FJ16GS504T-50I/PT |
| 廠商： | Microchip Technology |
| 文件頁數： | 105/182頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU/DSP 16KB FLASH 44-TQFP |
| 標準包裝： | 1,200 |
| 系列： | dsPIC™ 33F |
| 核心處理器： | dsPIC |
| 芯體尺寸： | 16-位 |
| 速度： | 50 MIPs |
| 連通性： | I²C，IrDA，LIN，SPI，UART/USART |
| 外圍設備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數： | 35 |
| 程序存儲器容量： | 16KB（16K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數據轉換器： | A/D 12x10b，D/A 1x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁
2008-2012 Microchip Technology Inc.
DS70318F-page 29
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
3.0
CPU
The CPU module has a 16-bit (data) modified Harvard
architecture with an enhanced instruction set, including
significant support for DSP. The CPU has a 24-bit
instruction word with a variable length opcode field.
The Program Counter (PC) is 23 bits wide and
addresses up to 4M x 24 bits of user program memory
space. The actual amount of program memory
implemented varies from device to device. A single-
cycle instruction prefetch mechanism is used to help
maintain
throughput
and
provides
predictable
execution. All instructions execute in a single cycle,
with the exception of instructions that change the
program
flow,
the
double-word
move
(MOV.D)
instruction and the table instructions. Overhead-free
program loop constructs are supported using the DO
and
REPEAT
instructions,
both
of
which
are
interruptible at any point.
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/
X04 devices have sixteen, 16-bit working registers in
the programmer’s model. Each of the working registers
can serve as a data, address or address offset register.
The sixteenth working register (W15) operates as a
software Stack Pointer (SP) for interrupts and calls.
There
are
two
classes
of
instruction
in
the
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/
X04 devices: MCU and DSP. These two instruction
classes are seamlessly integrated into a single CPU.
The instruction set includes many addressing modes
and is designed for optimum C compiler efficiency.
For most instructions, the dsPIC33FJ06GS101/X02
and dsPIC33FJ16GSX02/X04 is capable of execut-
ing a data (or program data) memory read, a work-
ing register (data) read, a data memory write and a
program (instruction) memory read per instruction
cycle. As a result, three parameter instructions can
be supported, allowing A + B = C operations to be
executed in a single cycle.
A block diagram of the CPU is shown in Figure 3-1,
and the programmer’s model is shown in Figure 3-2.
3.1
Data Addressing Overview
The data space can be addressed as 32K words or
64 Kbytes and is split into two blocks, referred to as X
and Y data memory. Each memory block has its own
independent Address Generation Unit (AGU). The
MCU class of instructions operates solely through
the X memory AGU, which accesses the entire
memory map as one linear data space. Certain DSP
instructions operate through the X and Y AGUs to
support dual operand reads, which splits the data
address space into two parts. The X and Y data space
boundary is device-specific.
Overhead-free circular buffers (Modulo Addressing
mode) are supported in both X and Y address spaces.
The
Modulo
Addressing
removes
the
software
boundary checking overhead for DSP algorithms.
Furthermore, the X AGU circular addressing can be
used with any of the MCU class of instructions. The X
AGU also supports Bit-Reversed Addressing to greatly
simplify input or output data reordering for radix-2 FFT
algorithms.
The upper 32 Kbytes of the data space memory map
can optionally be mapped into program space at any
16K program word boundary defined by the 8-bit
Program Space Visibility Page (PSVPAG) register. The
program-to-data space mapping feature allows any
instruction access program space as if it were data
space.
3.2
DSP Engine Overview
The DSP engine features a high-speed, 17-bit by 17-bit
multiplier,
a
40-bit
ALU,
two
40-bit
saturating
accumulators and a 40-bit bidirectional barrel shifter.
The barrel shifter is capable of shifting a 40-bit value up
to 16 bits, right or left, in a single cycle. The DSP
instructions
operate
seamlessly
with
all
other
instructions and have been designed for optimal real-
time performance. The MAC instruction and other asso-
ciated instructions can concurrently fetch two data
operands from memory while multiplying two W
registers and accumulating and optionally saturating
the
result
in
the
same
cycle.
This
instruction
functionality requires that the RAM data space be split
for these instructions and linear for all others. Data
space partitioning is achieved in a transparent and
flexible manner through dedicating certain working
registers to each address space.
Note 1: This data sheet summarizes the features
of
the
dsPIC33FJ06GS101/X02
and
dsPIC33FJ16GSX02/X04
families
of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet,
refer
to
Section
2.
“CPU”
(DS70204) in the “dsPIC33F/PIC24H
Family Reference Manual”, which is
available from the Microchip web site
(www.microchip.com).
2: Some registers and associated bits
described in this section may not be
available
on
all
devices.
Refer
to
this data sheet for device-specific register
and bit information.
相關PDF資料 |
PDF描述 |
|---|---|
| P51-15-A-J-D-4.5OVP-000-000 | SENSOR 15PSI 3/8-24UNF .5-4.5V |
| P51-75-G-AA-M12-4.5V-000-000 | SENSOR 75PSI 7/16-20UNF .5-4.5V |
| P51-1000-A-O-D-4.5V-000-000 | SENSOR 1000PSI 7/16-20UNF2B 4.5V |
| REC5-053.3SRW/H6/A/SMD/CTRL-R | CONV DC/DC 5W 4.5-9VIN 3.3VOUT |
| P51-1500-A-AF-I12-20MA-000-000 | SENSOR 1500PSI 9/16-18 UNF 20MA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DSPIC33FJ16GS504T-E/PT | 制造商:Microchip Technology Inc 功能描述:dsPIC33F Series 2 kB RAM 16 kB Flash 16-Bit Digital Signal Controller - TQFP-44 |
| dsPIC33FJ16GS504T-E/TL | 功能描述:數字信號處理器和控制器 - DSP, DSC 16Bit MCU/DSP 40MIPS 16 KB FLASH SMPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ16GS504T-I/ML | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B MCU/DSP 44 LD 40MIPS 16 KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ16GS504T-I/PT | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B MCU/DSP 40MIPS 16 KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ16GS504T-I/TL | 功能描述:數字信號處理器和控制器 - DSP, DSC 16Bit MCU/DSP 40MIPS 16 KB FLASH SMPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。