- 您現(xiàn)在的位置：買賣IC網 > PDF目錄21335 > DSPIC33FJ32MC204T-I/PT (Microchip Technology)IC DSPIC MCU/DSP 32K 44TQFP PDF資料下載
參數資料
| 型號： | DSPIC33FJ32MC204T-I/PT |
| 廠商： | Microchip Technology |
| 文件頁數： | 72/76頁 |
| 文件大小： | 0K |
| 描述： | IC DSPIC MCU/DSP 32K 44TQFP |
| 產品培訓模塊： | Asynchronous Stimulus |
| 標準包裝： | 1,200 |
| 系列： | dsPIC™ 33F |
| 核心處理器： | dsPIC |
| 芯體尺寸： | 16-位 |
| 速度： | 40 MIP |
| 連通性： | I²C，IrDA，LIN，SPI，UART/USART |
| 外圍設備： | 欠壓檢測/復位，DMA，電機控制 PWM，QEI，POR，PWM，WDT |
| 輸入/輸出數： | 35 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數據轉換器： | A/D 9x10b/12b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 帶卷 (TR) |
| 配用： | DV164033-ND - KIT START EXPLORER 16 MPLAB ICD2 DM240001-ND - BOARD DEMO PIC24/DSPIC33/PIC32 |
| 其它名稱： | DSPIC33FJ32MC204T-I/PTTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
DS70283K-page 74
2007-2012 Microchip Technology Inc.
7.3
Interrupt Resources
Many useful resources are provided on the main prod-
uct page of the Microchip web site for the devices listed
in this data sheet. This product page, which can be
accessed using this link, contains the latest updates
and additional information.
7.3.1
KEY RESOURCES
Section 6. “Interrupts” (DS70184)
Code Samples
Application Notes
Software Libraries
Webinars
All related dsPIC33F/PIC24H Family Reference
Manuals Sections
Development Tools
7.4
Interrupt Control and Status
Registers
dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304
devices implement a total of 22 registers for the
interrupt controller:
INTCON1
INTCON2
IFSx
IECx
IPCx
INTTREG
7.4.1
INTCON1 AND INTCON2
Global interrupt control functions are controlled from
INTCON1 and INTCON2. INTCON1 contains the
Interrupt Nesting Disable bit (NSTDIS) as well as the
control and status flags for the processor trap sources.
The INTCON2 register controls the external interrupt
request signal behavior and the use of the Alternate
Interrupt Vector Table.
7.4.2
IFSx
The IFS registers maintain all of the interrupt request
flags. Each source of interrupt has a status bit, which is
set by the respective peripherals or external signal and
is cleared via software.
7.4.3
IECx
The IEC registers maintain all of the interrupt enable
bits. These control bits are used to individually enable
interrupts from the peripherals or external signals.
7.4.4
IPCx
The IPC registers are used to set the interrupt priority
level for each source of interrupt. Each user interrupt
source can be assigned to one of eight priority levels.
7.4.5
INTTREG
The INTTREG register contains the associated
interrupt vector number and the new CPU interrupt
priority level, which are latched into vector number
(VECNUM<6:0>) and Interrupt level bit (ILR<3:0>)
fields in the INTTREG register. The new interrupt
priority level is the priority of the pending interrupt.
The interrupt sources are assigned to the IFSx, IECx
and IPCx registers in the same sequence that they are
listed in Table 7-1. For example, the INT0 (External
Interrupt 0) is shown as having vector number 8 and a
natural order priority of 0. Thus, the INT0IF bit is found
in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP
bits in the first position of IPC0 (IPC0<2:0>).
7.4.6
STATUS/CONTROL REGISTERS
Although they are not specifically part of the interrupt
control hardware, two of the CPU Control registers
contain bits that control interrupt functionality.
The CPU STATUS register, SR, contains the
IPL<2:0> bits (SR<7:5>). These bits indicate the
current CPU interrupt priority level. The user can
change the current CPU priority level by writing to
the IPL bits.
The CORCON register contains the IPL3 bit
which, together with IPL<2:0>, also indicates the
current CPU priority level. IPL3 is a read-only bit
so that trap events cannot be masked by the user
software.
All Interrupt registers are described in Register 7-1
through Register 7-24 in the following pages.
Note:
In the event you are not able to access
the product page using the link above,
enter
this
URL
in
your
browser:
相關PDF資料 |
PDF描述 |
|---|---|
| P51-50-G-AF-MD-5V-000-000 | SENSOR 50PSI 9/16-18UNF 1-5V |
| DSPIC33FJ32GP204T-I/ML | IC DSPIC MCU/DSP 32K 44QFN |
| P51-1000-A-T-D-4.5OVP-000-000 | SENSOR 1000PSI 7/16-20-2B 4.5V |
| P51-75-S-I-P-20MA-000-000 | SENSOR 75PSIS 7/16 UNF 4-20MA |
| REC5-483.3SRWZ/H2/A/CTRL | CONV DC/DC 5W 18-72VIN 3.3VOUT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| dsPIC33FJ32MC302-E/MM | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B MCU/DSP 28 LD 40MIPS 32 KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ32MC302-E/SO | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B DSC 28LD32KB DMA 40MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ32MC302-E/SP | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B DSC 28LD32KB DMA 40MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ32MC302-I/MM | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B MCU/DSP 28 LD 40MIPS 32 KB FLASH RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| dsPIC33FJ32MC302-I/SO | 功能描述:數字信號處理器和控制器 - DSP, DSC 16B DSC 28LD32KB DMA 40MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。