- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380220 > CY8C29666-12PVXET (CYPRESS SEMICONDUCTOR CORP) PSoC㈢ Mixed-Signal Array PDF資料下載
參數(shù)資料
| 型號： | CY8C29666-12PVXET |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 外設及接口 |
| 英文描述： | PSoC㈢ Mixed-Signal Array |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PDSO48 |
| 封裝： | 0.300 INCH, LEAD FREE, SSOP-48 |
| 文件頁數(shù)： | 1/33頁 |
| 文件大?。?/td> | 594K |
| 代理商： | CY8C29666-12PVXET |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
December 11, 2006
Cypress Semiconductor 2004-2006 — Document No. 38-12026 Rev. *D
1
PSoC Mixed-Signal Array
Final Data Sheet
Automotive:
CY8C29466 and CY8C29666
PSoC Functional Overview
The PSoC family consists of many
Mixed-Signal Array with
On-Chip Controller
devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable device. PSoC
devices include configurable blocks of analog and digital logic,
as well as programmable interconnects. This architecture
allows the user to create customized peripheral configurations
that match the requirements of each individual application.
Additionally, a fast CPU, Flash program memory, SRAM data
memory, and configurable IO are included in a range of conve-
nient pinouts and packages.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: PSoC Core, Digital System, Analog System,
and System Resources. Configurable global busing allows all
the device resources to be combined into a complete custom
system. The PSoC CY8C29x66 automotive family can have up
to six IO ports that connect to the global digital and analog inter-
connects, providing access to 16 digital blocks and 12 analog
blocks.
The PSoC Core
The PSoC Core is a powerful engine that supports a rich fea-
ture set. The core includes a CPU, memory, clocks, and config-
urable GPIO (General Purpose IO).
The M8C CPU core is a powerful processor with speeds up to
12 MHz, providing a two MIPS 8-bit Harvard architecture micro-
Features
■
Powerful Harvard Architecture Processor
M8C Processor Speeds to 12 MHz
Two 8x8 Multiply, 32-Bit Accumulate
Low Power at High Speed
4.75V to 5.25V Operating Voltage
Automotive Temp. Range: -40°C to +125°C
■
Advanced Peripherals (PSoC Blocks)
12 Rail-to-Rail Analog PSoC Blocks Provide:
- Up to 14-Bit ADCs
- Up to 9-Bit DACs
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
16 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Up to 4 Full-Duplex UARTs
- Multiple SPI
Masters or Slaves
- Connectable to all GPIO Pins
Complex Peripherals by Combining Blocks
■
Precision, Programmable Clocking
Internal ±4% 24 MHz Oscillator
24 MHz with Optional 32.768 kHz Crystal
Optional External Oscillator, up to 24 MHz
Internal Oscillator for Watchdog and Sleep
■
Flexible On-Chip Memory
32K Bytes Flash Program Storage 100
Erase/Write Cycles
2K Bytes SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
■
Programmable Pin Configurations
25 mA Sink on All GPIO
Pull Up, Pull Down, High Z, Strong, or Open
Drain Drive Modes on all GPIO
Up to 12 Analog Inputs on GPIO
Four 30 mA Analog Outputs on GPIO
Configurable Interrupt on All GPIO
■
Additional System Resources
I
2
C
Slave, Master, and Multi-Master to
400 kHz
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
■
Complete Development Tools
Free Development Software
(PSoC Designer)
Full-Featured, In-Circuit Emulator and
Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Bytes Trace Memory
Complex Events
C Compilers, Assembler, and Linker
DIGITAL SYSTEM
SRAM
2K
Interrupt
Controller
Sleep and
Watchdog
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
Global Digital Interconnect
Global Analog Interconnect
PSoC
CORE
CPU Core (M8C)
SROM
Flash 32K
Digital
Block Array
Two
Multiply
Accums.
Internal
Voltage
Ref.
Digital
Clocks
POR and LVD
System Resets
Decimator
SYSTEM RESOURCES
ANALOG SYSTEM
Analog
Block Array
Analog
Ref.
Analog
Input
Muxing
I C
2
Port 5
Port 4
Port 3
Port 2
Port 1
Port 0
Analog
Drivers
SYSTEM BUS
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CY8C29466 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C9520 | 20-, 40-, and 60-Bit I/O Expander with EEPROM |
| CY8C9520-24PVXI | 20-, 40-, and 60-Bit I/O Expander with EEPROM |
| CY8C9520-24PVXIT | 20-, 40-, and 60-Bit I/O Expander with EEPROM |
| CY8C9540 | 20-, 40-, and 60-Bit I/O Expander with EEPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY8C29666-24LFXI | 功能描述:可編程片上系統(tǒng) - PSoC IC MCU 32K FLASH 2K SRAM RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT |
| CY8C29666-24LFXIT | 功能描述:可編程片上系統(tǒng) - PSoC 32K Flsh 2KB RAM IND RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT |
| CY8C29666-24LTXI | 功能描述:可編程片上系統(tǒng) - PSoC 32 KB 2048 B RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT |
| CY8C29666-24LTXIT | 功能描述:可編程片上系統(tǒng) - PSoC 32 KB 2048 B RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT |
| CY8C29666-24PVXA | 功能描述:可編程片上系統(tǒng) - PSoC Automotive PSoC Prog System-on-Chip RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。