- 您現在的位置：買賣IC網 > PDF目錄141054 > E32D1DEB2K-100.000M (ECLIPTEK CORP) VCXO, CLOCK, 100 MHz, PECL OUTPUT PDF資料下載
參數資料
| 型號： | E32D1DEB2K-100.000M |
| 廠商： | ECLIPTEK CORP |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 100 MHz, PECL OUTPUT |
| 封裝： | ROHS COMPLIANT, CERAMIC, SMD, 6 PIN |
| 文件頁數： | 1/2頁 |
| 文件大小： | 133K |
| 代理商： | E32D1DEB2K-100.000M |
MANUFACTURER
CATEGORY
SERIES
PACKAGE
VOLTAGE
CLASS
REV
.DATE
ECLIPTEK CORP.
OSCILLATOR
E32D1
CERAMIC
3.3V
OS3Y
01/09
E32D1 Series
OSCILLATOR
E32D1
ELECTRICAL SPECIFICATIONS
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
RoHS Compliant (Pb-Free)
PECL Output Oscillators
3.3V supply voltage
Ceramic 6-pad SMD Package
Stability to ±25ppm
Tri-State Output
Complementary Output
Available on Tape and Reel
H
2.0
L
7.0
W
5.0
0°C to 70°C
-40°C to 85°C
-55°C to 125°C
3.3V
DC ±5%
100mA Maximum
±50ppm or ±25ppm Maximum
V
CC-1.025VDC Minimum
V
CC-1.620VDC Maximum
1.5 nSeconds Maximum
50 ±10(%)
50 ±5(%)
50 Ohms into V
CC-2.0VDC
1.65V
DC ±1.65VDC
0.0V
DC to VCC +0.5VDC
±75ppm Minimum
20%, 15%, or 10% Maximum
Positive Transfer Characteristic
10kHz Minimum
50kOhms Typical
-55dBc/Hz
-90dBc/Hz
-120dBc/Hz
-140dBc/Hz
-145dBc/Hz
-148dBc/Hz
Tri-State Enable Low / Complementary Output
Disables Outputs: High Impedance
Enables Output
0.4pSec Typical, 1pSec Maximum
4pSec Typical, 5pSec Maximum
3pSec Typical, 5pSec Maximum
4pSec Typical, 10pSec Maximum
27pSec Typical, 40pSec Maximum
10 mSeconds Maximum
Frequency Range (MHz)
Operating Temperature Range
Storage Temperature Range
Supply Voltage (V
CC)
Input Current
Frequency Tolerance / Stability
Output Voltage Logic High (V
OH)
Output Voltage Logic Low (V
OL)
Rise Time / Fall Time
Duty Cycle
Load Drive Capability
Control Voltage (V
C)
Control Voltage Range (V
CR)
Frequency Deviation
Linearity
Transfer Function
Modulation Bandwidth (MBW)
Input Impedance (Z
I)
Typical Phase Noise (Fo = 155.520MHz)
Logic Control/Additional Output
Tri-State Input Voltage
RMS Phase Jitter
Accumulated Period Jitter (t
acc)
Period Jitter (t
rj)
Period Jitter (t
rms)
Period Jitter (t
dj)
Period Jitter (t
p-p)
Start Up Time
With Load
Inclusive of all conditions: Calibration Tolerance at 25°C,
Frequency Stability over the Operating Temperature
Range, Supply Voltage Change, Output Load Change, 1st
Year Aging, Shock, and Vibration
20% to 80% of waveform
at 50% of waveform
Test Conditions for Frequency Deviation
Inclusive of Operating Temperature Range, Supply
Voltage Change, and Output Load Change
Measured at -3dB with Contol Voltage of +1.65V
DC
at 10Hz Offset
at 100Hz Offset
at 1kHz Offset
at 10kHz Offset
at 100kHz Offset
at 1MHz Offset
V
IH of 70% of VCC Minimum
No Connection
V
IL of 30% of VCC Maximum
FJ = 12kHz to 20MHz
Sigma of Total Jitter Distribution
Sigma of Random Jitter
Sigma of Total Jitter Distribution
Deterministic Jitter
Peak to Peak of Jitter Distribution
50, 51.84, 52, 52.08, 54, 57.1429, 61.44, 63.36, 65.536, 76.8, 77.76, 100, 104, 106.25, 125,
126.72, 128, 153.6, 155.52, 156.25, 159.375, 161.1328, 166.6286, 167.3315, 184.32, 186.666MHz
相關PDF資料 |
PDF描述 |
|---|---|
| E32D1DEC1K-106.250M | VCXO, CLOCK, 106.25 MHz, PECL OUTPUT |
| E32D1DEC1K-186.666MTR | VCXO, CLOCK, 186.666 MHz, PECL OUTPUT |
| E32D1DEC1K-52.080MTR | VCXO, CLOCK, 52.08 MHz, PECL OUTPUT |
| E32D1EEA1K-126.720MTR | VCXO, CLOCK, 126.72 MHz, PECL OUTPUT |
| E32D1HEA1K-63.360M | VCXO, CLOCK, 63.36 MHz, PECL OUTPUT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| E32D1DEB2K-155.520M | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:OSCILLATOR |
| E32D1DEB2K-155.520MTR | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:OSCILLATOR |
| E32D1DEB2K-155520M | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:OSCILLATOR |
| E32D1DEB2K-155520MTR | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:OSCILLATOR |
| E32D1DEC1K-155.520M | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:OSCILLATOR |
發布緊急采購，3分鐘左右您將得到回復。