- 您現在的位置：買賣IC網 > PDF目錄384273 > EBD26UC6AKSA-6B (ELPIDA MEMORY INC) 256MB DDR SDRAM SO DIMM (32M words x 64 bits, 2 Banks) PDF資料下載
參數資料
| 型號： | EBD26UC6AKSA-6B |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 256MB DDR SDRAM SO DIMM (32M words x 64 bits, 2 Banks) |
| 中文描述： | 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA200 |
| 封裝： | SODIMM-200 |
| 文件頁數： | 1/19頁 |
| 文件大小： | 204K |
| 代理商： | EBD26UC6AKSA-6B |
Document No. E0307E20 (Ver. 2.0)
Date Published November 2002 (K) Japan
URL: http://www.elpida.com
Elpida Memory , Inc. 2002
PRELIMINARY DATA SHEET
256MB DDR SDRAM SO DIMM
EBD26UC6AKSA
(32M words
×
64 bits, 2 Banks)
Description
The EBD26UC6AKSA is 32M words
×
64 bits, 2 banks
Double Data Rate (DDR) SDRAM Small Outline Dual
In-line Memory Module, mounted 8 pieces of 256M bits
DDR SDRAM sealed in TSOP package. Read and
write operations are performed at the cross points of
the CK and the /CK. This high-speed data transfer is
realized by the 2 bits prefetch-pipelined architecture.
Data strobe (DQS) both for read and write are available
for high speed and reliable data bus design. By setting
extended mode register, the on-chip Delay Locked
Loop (DLL) can be set enable or disable. This module
provides high density mounting without utilizing surface
mount technology. Decoupling capacitors are mounted
beside each TSOP on the module board.
Features
200-pin socket type small outline dual in line memory
module (SO DIMM)
PCB height: 31.75mm
Lead pitch: 0.6mm
2.5V power supply
Data rate: 333Mbps/266Mbps (max.)
2.5 V (SSTL_2 compatible) I/O
Double Data Rate architecture; two data transfers per
clock cycle
Bi-directional, data strobe (DQS) is transmitted
/received with data, to be used in capturing data at
the receiver
Data inputs, outputs and DM are synchronized with
DQS
4 internal banks for concurrent operation
(Component)
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
referenced to both edges of DQS
Data mask (DM) for write data
Auto precharge option for each burst access
Programmable burst length: 2, 4, 8
Programmable /CAS latency (CL): 2, 2.5
Refresh cycles: (8192 refresh cycles /64ms)
7.8
μ
s maximum average periodic refresh interval
2 variations of refresh
Auto refresh
Self refresh
相關PDF資料 |
PDF描述 |
|---|---|
| EBD26UC6AKSA | Single Pole Normally Open: 1-Form-A |
| EBD26UC6AKSA-7A | Single Pole Normally Open: 1-Form-A, 800V |
| EBD26UC6AKSA-7B | Single Pole Normally Open: 1-Form-A |
| EBD26UC6AKSA-7B-E | Single Pole Normally Open: 1-Form-A, 600V |
| EBD26UC6AKSA-E | Single Pole Normally Open: 1-Form-A |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EBD26UC6AKSA-6B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB DDR SDRAM SO-DIMM (32M words x 64 bits, 2 Ranks) |
| EBD26UC6AKSA-7A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB DDR SDRAM SO DIMM (32M words x 64 bits, 2 Banks) |
| EBD26UC6AKSA-7A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB DDR SDRAM SO-DIMM (32M words x 64 bits, 2 Ranks) |
| EBD26UC6AKSA-7B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB DDR SDRAM SO DIMM (32M words x 64 bits, 2 Banks) |
| EBD26UC6AKSA-7B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB DDR SDRAM SO-DIMM (32M words x 64 bits, 2 Ranks) |
發布緊急采購，3分鐘左右您將得到回復。