欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EBE10RD4ABFA-5C-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
中文描述: 128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240
封裝: LEAD FREE, DIMM-240
文件頁數: 1/22頁
文件大小: 190K
代理商: EBE10RD4ABFA-5C-E
Document No. E0644E30 (Ver. 3.0)
Date Published April 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2005
DATA SHEET
1GB Registered DDR2 SDRAM DIMM
EBE10RD4AEFA
(128M words
×
72 bits, 1 Rank)
Description
The EBE10RD4AEFA is a 128M words
×
72 bits, 1
rank DDR2 SDRAM Module, mounting 18 pieces of
DDR2 SDRAM sealed in FBGA (
μ
BGA
) package.
Read and write operations are performed at the cross
points of the CK and the /CK. This high-speed data
transfer is realized by the 4bits prefetch-pipelined
architecture. Data strobe (DQS and /DQS) both for
read and write are available for high speed and reliable
data bus design. By setting extended mode register,
the on-chip Delay Locked Loop (DLL) can be set
enable or disable. This module provides high density
mounting without utilizing surface mount technology.
Decoupling capacitors are mounted beside each FBGA
(
μ
BGA) on the module board.
Note: Do not push the components or drop the
modules in order to avoid mechanical defects,
which may result in electrical defects.
Features
240-pin socket type dual in line memory module
(DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Data rate: 533Mbps/400Mbps (max.)
SSTL_18 compatible I/O
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, data strobe (DQS and /DQS) is
transmitted /received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
referenced to both edges of DQS
Four internal banks for concurrent operation
(components)
Burst length: 4, 8
/CAS latency (CL): 3, 4, 5
Auto precharge option for each burst access
Auto refresh and self refresh modes
Average refresh period
7.8
μ
s at 0
°
C
TC
+
85
°
C
3.9
μ
s at
+
85
°
C
<
TC
+
95
°
C
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
1 piece of PLL clock driver, 2 pieces of register driver
and 1 piece of serial EEPROM (2k bits EEPROM) for
Presence Detect (PD)
相關PDF資料
PDF描述
EBE10RD4AGFA-5C-E 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
EBE10RD4AGFA-6E-E 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
EBE10RD4AEFA-4A-E 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
EBE10RD4AGFA Circular Connector; No. of Contacts:19; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:25-19 RoHS Compliant: No
EBE10RD4AGFA-4A-E 1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
相關代理商/技術參數
參數描述
EBE10RD4AEFA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
EBE10RD4AEFA-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
EBE10RD4AEFA-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
EBE10RD4AEFA-6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM
EBE10RD4AEFA-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1GB Registered DDR2 SDRAM DIMM
主站蜘蛛池模板: 宜黄县| 佛冈县| 韩城市| 遵化市| 益阳市| 大埔县| 呼和浩特市| 西宁市| 丹阳市| 平陆县| 吉木乃县| 桃园市| 高密市| 西乌珠穆沁旗| 东平县| 唐山市| 泰来县| 夹江县| 抚松县| 定日县| 张北县| 将乐县| 康定县| 临汾市| 都昌县| 府谷县| 娱乐| 蛟河市| 锡林浩特市| 安仁县| 五河县| 南丰县| 金寨县| 辉南县| 通州市| 贵南县| 汝城县| 兴城市| 攀枝花市| 北流市| 南京市|