欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EBE51RD8AEFA-4A-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: Circular Connector; No. of Contacts:5; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No
中文描述: 64M X 72 DDR DRAM MODULE, 0.6 ns, DMA240
封裝: ROHS COMPLIANT, DIMM-240
文件頁數: 1/22頁
文件大小: 190K
代理商: EBE51RD8AEFA-4A-E
Document No. E0645E30 (Ver. 3.0)
Date Published April 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2005
DATA SHEET
512MB Registered DDR2 SDRAM DIMM
EBE51RD8AEFA
(64M words
×
72 bits, 1 Rank)
Description
The EBE51RD8AEFA is a 64M words
×
72 bits, 1 rank
DDR2 SDRAM Module, mounting 9 pieces of DDR2
SDRAM sealed in FBGA (
μ
BGA
) package. Read and
write operations are performed at the cross points of
the CK and the /CK. This high-speed data transfer is
realized by the 4bits prefetch-pipelined architecture.
Data strobe (DQS and /DQS) both for read and write
are available for high speed and reliable data bus
design. By setting extended mode register, the on-chip
Delay Locked Loop (DLL) can be set enable or disable.
This module provides high density mounting without
utilizing surface mount technology. Decoupling
capacitors are mounted beside each FBGA (
μ
BGA) on
the module board.
Note: Do not push the components or drop the
modules in order to avoid mechanical defects,
which may result in electrical defects.
Features
240-pin socket type dual in line memory module
(DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Data rate: 533Mbps/400Mbps (max.)
SSTL_18 compatible I/O
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, data strobe (DQS and /DQS) is
transmitted /received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
referenced to both edges of DQS
Four internal banks for concurrent operation
(components)
Data mask (DM) for write data
Burst length: 4, 8
/CAS latency (CL): 3, 4, 5
Auto precharge option for each burst access
Auto refresh and self refresh modes
Average refresh period
7.8
μ
s at 0
°
C
TC
+
85
°
C
3.9
μ
s at
+
85
°
C
<
TC
+
95
°
C
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
1 piece of PLL clock driver, 1 pieces of register driver
and 1 piece of serial EEPROM (2k bits EEPROM) for
Presence Detect (PD)
相關PDF資料
PDF描述
EBE51RD8AEFA-5C-E 512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51RD8ABFA 512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51RD8ABFA-4A-E 512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51RD8ABFA-5C-E 512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51RD8AGFA-4A-E 512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
相關代理商/技術參數
參數描述
EBE51RD8AEFA-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51RD8AEFA-6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR2 SDRAM DIMM
EBE51RD8AEFA-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR2 SDRAM DIMM
EBE51RD8AGFA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51RD8AGFA-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Registered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
主站蜘蛛池模板: 松滋市| 砚山县| 丹江口市| 洞头县| 江达县| 景宁| 东乌| 华坪县| 融水| 寻乌县| 河南省| 古浪县| 祁东县| 肃南| 兴隆县| 班戈县| 诏安县| 民丰县| 朝阳县| 娄烦县| 富阳市| 庆阳市| 勐海县| 邵东县| 黄冈市| 太原市| 厦门市| 新河县| 张家口市| 巴东县| 扶沟县| 涪陵区| 连州市| 项城市| 永吉县| 长武县| 南昌县| 米脂县| 盐源县| 枞阳县| 陇川县|