- 您現在的位置：買賣IC網 > PDF目錄5914 > LT1366CS8#TRPBF (Linear Technology)IC OP-AMP R-R IN/OUT DUAL 8-SOIC PDF資料下載
參數資料
| 型號： | LT1366CS8#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 7/20頁 |
| 文件大小： | 0K |
| 描述： | IC OP-AMP R-R IN/OUT DUAL 8-SOIC |
| 標準包裝： | 2,500 |
| 放大器類型： | 通用 |
| 電路數： | 2 |
| 輸出類型： | 滿擺幅 |
| 轉換速率： | 0.13 V/µs |
| 增益帶寬積： | 400kHz |
| 電流 - 輸入偏壓： | 10nA |
| 電壓 - 輸入偏移： | 200µV |
| 電流 - 電源： | 370µA |
| 電流 - 輸出 / 通道： | 75mA |
| 電壓 - 電源，單路/雙路(±)： | 1.8 V ~ 30 V，±0.9 V ~ 15 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
LT1366/LT1367
LT1368/LT1369
1366fb
Typical applicaTions
High Side Current Source
The wide compliance current source shown in Figure 7
takes advantage of the LT1366’s ability to measure small
signals near the positive supply rail. The LT1366 adjusts
Q1’s gate voltage to force the voltage across the sense
resistor (RSENSE) to equal the voltage from the supply to
the potentiometer’s wiper. A rail-to-rail op amp is needed
because the voltage across the sense resistor must drop
to zero when the divided reference voltage is set to zero.
Q2 acts as a constant current sink to minimize error in the
reference voltage when the supply voltage varies.
The circuit can operate over a wide supply range
(5V < VCC < 30V). At low input voltage, circuit operation
is limited by the MOSFET’s gate drive requirements. At
high input voltage, circuit operation is limited by the
LT1366’s absolute maximum ratings and the output power
requirements.
The circuit delivers 1A at 200mV of sense voltage. With a
5V input supply, the power dissipation is 5W. For opera-
tion at 70°C ambient temperature, the MOSFET’s heat sink
must have a thermal resistance of:
θHS = θJA(SYSTEM) – θJC(FET)
= (125°C – 70°C)/5W – 1.25°C/W
= 11°C/W –1.25°C/W
= 9.75°C/W
which is easily achievable with a small heat sink. Input
voltages greater than 5V require the use of a larger heat
sink or a reduction of the output current.
Thecircuit’ssupplyregulationisabout0.03%/V.Theoutput
impedance is equal to the MOSFET’s output impedance
multipliedbytheopamp’sopen-loopgain.Degradationsin
current-source compliance occur when the voltage across
the MOSFET’s on-resistance and the sense resistor drops
below the voltage required to maintain the desired output
current. This condition occurs when:
[VCC – VOUT] < [ILOAD (RSENSE + RON)]
Single Supply, 1kHz, 4th Order Butterworth Filter
An LT1367 is used in Figure 8 to form a 4th order But-
terworth filter. The filter is a simplified state variable ar-
chitecture consisting of two cascaded 2nd order sections.
Each section uses the 360 degree phase shift around
–
+
1/2 LT1366
1k
RSENSE
0.2
40k
Q1
MTP23P06
ILOAD
5V < VCC < 30V
0A < ILOAD < 1A AT VCC = 5V
0mA < ILOAD < 160mA AT VCC = 30V
Q2
2N4340
VCC
100
0.0033F
LT1004-1.2
RP
10k
LT1366 F07
10,000pF
C2
10,000pF
C1
10,000pF
R1*
29.5k
R2*
8.6k
29.5k*
11.8k*
21.5k*
11.8k*
1F
10k
VOUT
VIN
3.3V
–
+
–
+
–
+
–
+
A1
1/4 LT1367
A2
1/4 LT1367
A3
1/4 LT1367
A4
1/4 LT1367
LT1366 F08
*1% RESISTORS
Figure 7. High Side Current Source
Figure 8. 4-Pole 1kHz, 3.3V Single Supply, State Variable Filter Using the LT1367
相關PDF資料 |
PDF描述 |
|---|---|
| 961108-5804-AR | CONN HEADER R/A SGL 8POS GOLD |
| TMM-114-01-S-D | CONN HEADER 28POS DUAL 2MM T/H |
| TSW-138-17-L-D | CONN HEADER 76POS .100" DL GOLD |
| 70280-0444 | CONN HEADER 92POS .100 VERT TIN |
| 77311-101-11LF | BERGSTIK |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EP2S130F780C4 | 功能描述:FPGA - 現場可編程門陣列 FPGA - Stratix II 6627 LABs 534 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2S130F780C4N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Stratix II 6627 LABs 534 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2S130F780C5 | 功能描述:FPGA - 現場可編程門陣列 FPGA - Stratix II 6627 LABs 534 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2S130F780C5N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Stratix II 6627 LABs 534 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2S130F780I4N | 功能描述:FPGA - 現場可編程門陣列 FPGA - Stratix II 6627 LABs 534 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發布緊急采購，3分鐘左右您將得到回復。