欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP4CGX75CF23C7N
廠商: Altera
文件頁數: 20/42頁
文件大小: 0K
描述: IC CYCLONE IV FPGA 75K 484-FBGA
產品培訓模塊: Cyclone IV FPGA Family Overview
特色產品: Cyclone? IV FPGAs
標準包裝: 60
系列: CYCLONE® IV GX
LAB/CLB數: 4620
邏輯元件/單元數: 73920
RAM 位總計: 4257792
輸入/輸出數: 290
電源電壓: 1.16 V ~ 1.24 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FBGA(23x23)
其它名稱: 544-2733
Chapter 1: Cyclone IV Device Datasheet
1–27
Switching Characteristics
December 2013
Altera Corporation
Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.
Table 1–30 lists the JTAG timing parameters and values for Cyclone IV devices.
Periphery Performance
This section describes periphery performance, including high-speed I/O and external
memory interface.
I/O performance supports several system interfaces, such as the high-speed I/O
interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the
SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM
interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-,
1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency
with a 10 pF load.
Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices
Programming Mode
DCLK Range
Typical DCLK
Unit
Active Parallel (AP) (1)
20 to 40
33
MHz
Active Serial (AS)
20 to 40
33
MHz
Note to Table 1–29:
(1) AP configuration mode is only supported for Cyclone IV E devices.
Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)
Symbol
Parameter
Min
Max
Unit
tJCP
TCK clock period
40
ns
tJCH
TCK clock high time
19
ns
tJCL
TCK clock low time
19
ns
tJPSU_TDI
JTAG port setup time for TDI
1
ns
tJPSU_TMS JTAG port setup time for TMS
3
ns
tJPH
JTAG port hold time
10
ns
tJPCO
JTAG port clock to output (2), (3)
—15
ns
tJPZX
JTAG port high impedance to valid output (2), (3)
—15
ns
tJPXZ
JTAG port valid output to high impedance (2), (3)
—15
ns
tJSSU
Capture register setup time
5
ns
tJSH
Capture register hold time
10
ns
tJSCO
Update register clock to output
25
ns
tJSZX
Update register high impedance to valid output
25
ns
tJSXZ
Update register valid output to high impedance
25
ns
Notes to Table 1–30:
(1) For more information about JTAG waveforms, refer to “JTAG Waveform” in “Glossary” on page 1–37.
(2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V
LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
(3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time
specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS
and 1.5-V LVCMOS, the output time specification is 18 ns.
相關PDF資料
PDF描述
GBM06DCWI CONN EDGECARD 12POS DIP .156 SLD
NCV8508DW50R2G IC REG LDO 5V 16SOIC
TAP336M020CCS CAP TANT 33UF 20V 20% RADIAL
RBM06DCBS CONN EDGECARD 12POS R/A .156 SLD
HAZ470MBABRBKR CAP CER 47PF 1KV 20% RADIAL
相關代理商/技術參數
參數描述
EP4CGX75CF23C8 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 4620 LABs 290 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX75CF23C8N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 4620 LABs 290 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX75CF23I7 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 4620 LABs 290 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX75CF23I7N 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 4620 LABs 290 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX75DF27C6 功能描述:FPGA - 現場可編程門陣列 FPGA - Cyclone IV GX 4620 LABs 310 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 金寨县| 紫金县| 邵阳县| 阿图什市| 夹江县| 忻城县| 洪湖市| 遂溪县| 翁牛特旗| 垫江县| 西畴县| 安宁市| 天柱县| 旬阳县| 龙里县| 建阳市| 台东县| 巴东县| 融水| 厦门市| 宁化县| 台中县| 分宜县| 上杭县| 黎川县| 罗江县| 兴宁市| 宿州市| 中西区| 尼勒克县| 拜泉县| 太谷县| 古丈县| 东丰县| 桦川县| 泽库县| 泾川县| 莫力| 安西县| 酒泉市| 马关县|