欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K20TI144-4
廠商: Altera
文件頁數: 107/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 20K 144-TQFP
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 60
系列: FLEX-10K®
LAB/CLB數: 144
邏輯元件/單元數: 1152
RAM 位總計: 12288
輸入/輸出數: 102
門數: 63000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 144-LQFP
供應商設備封裝: 144-TQFP(20x20)
產品目錄頁面: 603 (CN2011-ZH PDF)
其它名稱: 544-2220
8
Altera Corporation
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
The logic array consists of logic array blocks (LABs). Each LAB contains
eight LEs and a local interconnect. An LE consists of a 4-input look-up
table (LUT), a programmable flipflop, and dedicated signal paths for carry
and cascade functions. The eight LEs can be used to create medium-sized
blocks of logic—8-bit counters, address decoders, or state machines—or
combined across LABs to create larger logic blocks. Each LAB represents
about 96 usable gates of logic.
Signal interconnections within FLEX 10K devices and to and from device
pins are provided by the FastTrack Interconnect, a series of fast,
continuous row and column channels that run the entire length and width
of the device.
Each I/O pin is fed by an I/O element (IOE) located at the end of each row
and column of the FastTrack Interconnect. Each IOE contains a
bidirectional I/O buffer and a flipflop that can be used as either an output
or input register to feed input, output, or bidirectional signals. When used
with a dedicated clock pin, these registers provide exceptional
performance. As inputs, they provide setup times as low as 1.6 ns and
hold times of 0 ns; as outputs, these registers provide clock-to-output
times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG
BST support, slew-rate control, tri-state buffers, and open-drain outputs.
Figure 1 shows a block diagram of the FLEX 10K architecture. Each group
of LEs is combined into an LAB; LABs are arranged into rows and
columns. Each row also contains a single EAB. The LABs and EABs are
interconnected by the FastTrack Interconnect. IOEs are located at the end
of each row and column of the FastTrack Interconnect.
相關PDF資料
PDF描述
RSC60DREN CONN EDGECARD 120POS .100 EYELET
A54SX32A-TQG144 IC FPGA 249I/O 144TQFP
RMC60DREN CONN EDGECARD 120PS .100 EYELET
RSC60DREH CONN EDGECARD 120POS .100 EYELET
D15P13B6UA00LF DSUB RA SOLDER 15P PIN
相關代理商/技術參數
參數描述
EPF10K20TI144-4N 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 144 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K250A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Embedded Programmable Logic Device Family
EPF10K250ABC600-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K250AGC599-1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Altera Corporation 功能描述:
EPF10K250AGC599-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 霸州市| 德江县| 闽侯县| 阿鲁科尔沁旗| 友谊县| 浪卡子县| 德江县| 荆州市| 南安市| 大埔区| 寻乌县| 台湾省| 卫辉市| 晋宁县| 阳谷县| 金秀| 平舆县| 区。| 木兰县| 孟州市| 莱芜市| 囊谦县| 日土县| 平泉县| 静乐县| 闵行区| 桂林市| 通江县| 黄平县| 凤庆县| 崇州市| 东兰县| 青阳县| 曲阳县| 凉城县| 康马县| 泗洪县| 苏尼特左旗| 彰武县| 高青县| 密云县|