欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EPF10K50S
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁數: 1/138頁
文件大?。?/td> 2116K
代理商: EPF10K50S
Altera Corporation
1
FLEX 10K
Embedded
Programmable Logic Family
June 1999, ver. 4.01
Data Sheet
A-DS-F10K-04.01
Includes
FLEX 10KA
Features...
s
The industry’s first embedded programmable logic device (PLD)
family, providing System-on-a-Programmable-ChipTM integration
Embedded array for implementing megafunctions, such as
efficient memory and specialized logic functions
Logic array for general logic functions
s
High density
10,000 to 250,000 typical gates (see Tables 1 and 2)
Up to 40,960 RAM bits; 2,048 bits per embedded array block
(EAB), all of which can be used without reducing logic capacity
s
System-level features
MultiVoltTM I/O interface support
5.0-V tolerant input pins in FLEX 10KA devices
Low power consumption (typical specification less than 0.5 mA
in standby mode for most devices)
FLEX 10K and FLEX 10KA devices support peripheral
component interconnect Special Interest Group (PCI SIG) PCI
Local Bus Specification, Revision 2.2
FLEX 10KA devices include pull-up clamping diode, selectable
on a pin-by-pin basis for 3.3-V PCI compliance
Select FLEX 10KA devices support 5.0-V PCI buses with eight or
fewer loads
Built-in Joint Test Action Group (JTAG) boundary-scan test
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available
without consuming any device logic
Table 1. FLEX 10K Device Features
Feature
EPF10K10
EPF10K10A
EPF10K20
EPF10K30
EPF10K30A
EPF10K40
EPF10K50
EPF10K50V
Typical gates (logic and RAM)
10,000
20,000
30,000
40,000
50,000
Maximum system gates
31,000
63,000
69,000
93,000
116,000
Logic elements (LEs)
576
1,152
1,728
2,304
2,880
Logic array blocks (LABs)
72
144
216
288
360
Embedded array blocks (EABs)
3668
10
Total RAM bits
6,144
12,288
16,384
20,480
Maximum user I/O pins
150
189
246
189
310
相關PDF資料
PDF描述
EPF10K50SQC240-2 Field Programmable Gate Array (FPGA)
EPF10K50SQC240-2X Field Programmable Gate Array (FPGA)
EPA810-80 Tapped Delay Line
EPA810-800 Tapped Delay Line
EPA810-85 Tapped Delay Line
相關代理商/技術參數
參數描述
EPF10K50SBC356-1 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 360 LABs 220 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50SBC356-1X 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 360 LABs 220 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50SBC356-2 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 360 LABs 220 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50SBC356-2X 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 360 LABs 220 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50SBC356-3 功能描述:FPGA - 現場可編程門陣列 FPGA - Flex 10K 360 LABs 220 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 滦平县| 阳西县| 孝义市| 澄城县| 蒙城县| 蕲春县| 崇仁县| 南陵县| 晋州市| 汉阴县| 宁陕县| 锡林郭勒盟| 邹城市| 辽阳市| 麦盖提县| 灵宝市| 永和县| 井冈山市| 旬阳县| 武强县| 焦作市| 廉江市| 称多县| 区。| 中阳县| 新巴尔虎左旗| 新干县| 灵宝市| 文登市| 景德镇市| 吉林省| 遂宁市| 吴堡县| 文山县| 嘉义县| 象州县| 漳平市| 鹿泉市| 铜鼓县| 安新县| 蓝田县|