- 您現在的位置：買賣IC網 > PDF目錄22149 > EPM1270F256C4N (Altera)IC MAX II CPLD 1270 LE 256-FBGA PDF資料下載
參數資料
| 型號： | EPM1270F256C4N |
| 廠商： | Altera |
| 文件頁數： | 1/6頁 |
| 文件大小： | 0K |
| 描述： | IC MAX II CPLD 1270 LE 256-FBGA |
| 標準包裝： | 90 |
| 系列： | MAX® II |
| 可編程類型： | 系統內可編程 |
| 最大延遲時間 tpd(1)： | 6.2ns |
| 電壓電源 - 內部： | 2.5V，3.3V |
| 邏輯元件/邏輯塊數目： | 1270 |
| 宏單元數： | 980 |
| 輸入/輸出數： | 212 |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BGA |
| 供應商設備封裝： | 256-FBGA（17x17） |
| 包裝： | 托盤 |
| 配用： | 544-2380-ND - KIT DEV MAXII W/EPM 1270N |
| 其它名稱： | 544-1337 EPM1270F256C4N-ND |
1. Introduction
Introduction
The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,
6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128
to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices
offer high I/O counts, fast performance, and reliable fitting versus other CPLD
architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and
enhanced in-system programmability (ISP), MAX II devices are designed to reduce
cost and power while providing programmable solutions for applications such as bus
bridging, I/O expansion, power-on reset (POR) and sequencing control, and device
configuration control.
Features
The MAX II CPLD has the following features:
■
Low-cost, low-power CPLD
■
Instant-on, non-volatile architecture
■
Standby current as low as 25 A
■
Provides fast propagation delay and clock-to-output times
■
Provides four global clocks with two clocks available per logic array block (LAB)
■
UFM block up to 8 Kbits for non-volatile storage
■
MultiVolt core enabling external supply voltages to the device of either
3.3 V/2.5 V or 1.8 V
■
MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
■
Bus-friendly architecture including programmable slew rate, drive strength,
bus-hold, and programmable pull-up resistors
■
Schmitt triggers enabling noise tolerant inputs (programmable per pin)
■
I/Os are fully compliant with the Peripheral Component Interconnect Special
Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V
operation at 66 MHz
■
Supports hot-socketing
■
Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry
compliant with IEEE Std. 1149.1-1990
■
ISP circuitry compliant with IEEE Std. 1532
MII51001-1.9
相關PDF資料 |
PDF描述 |
|---|---|
| 5-640866-1 | 21CIR MTA156 P/M EDG/CONN LF |
| MAX603ESA+T | IC REG LDO 5V/ADJ .5A 8-SOIC |
| TAJA156K004RNJ | CAP TANT 15UF 4V 10% 1206 |
| TPSE337K010R0100 | CAP TANT 330UF 10V 10% 2917 |
| MAX604ESA+T | IC REG LDO 3.3V/ADJ .5A 8-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EPM1270F256C4RR | 制造商:Altera Corporation 功能描述:CPLD MAX II Family 980 Macro Cells 247.5MHz 0.18um Technology 2.5V/3.3V 256-Pin FBGA |
| EPM1270F256C5 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX II 980 Macro 212 IO RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM1270F256C5ES | 制造商:Altera Corporation 功能描述:Flash Based Complex PLD, 980 Cell, 10.1ns, 256 Pin, Plastic, BGA |
| EPM1270F256C5N | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX II 980 Macro 212 IO RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM1270F256C5NRR | 制造商:Altera Corporation 功能描述:CPLD MAX II Family 980 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 256-Pin FBGA |
發布緊急采購，3分鐘左右您將得到回復。