- 您現在的位置：買賣IC網 > PDF目錄375723 > FAN5068 (Fairchild Semiconductor Corporation) DDR-1/DDR-2 plus ACPI Regulator Combo PDF資料下載
參數資料
| 型號： | FAN5068 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | DDR-1/DDR-2 plus ACPI Regulator Combo |
| 中文描述： | DDR-1/DDR-2加ACPI的穩壓器組合 |
| 文件頁數： | 1/18頁 |
| 文件大小： | 159K |
| 代理商： | FAN5068 |
www.fairchildsemi.com
REV. 1.0.1 9/9/04
Features
PWM regulator for VDDQ (2.5V or 1.8V)
Linear LDO regulator generates VTT = VDDQ/2, 1.5A
Peak sink/source capability
1 independent programable ULDO controllers driving
external N-Channel MOSFET
ACPI drive and control for 5V DUAL generation
3.3V Internal LDO for 3V-ALW generation
300kHz fixed frequency switching
R
DS(ON)
current sensing or optional current sense resistor
for precision over-current detect
Internal Synchronous Boot diode
Power Good signal for all voltages
Input Under-Voltage Lock-Out (UVLO)
Thermal Shutdown
Latched Multi-Fault Protection
24-pin 5x5mm MLP package
Applications
DDR-1/DDR-2 VDDQ and VTT voltage generation with
ACPI support
Desktop PC's
Servers
General Description
The FAN5068 DDR memory regulator combines a high-
efficiency PWM controller to generate the supply voltage,
VDDQ, and a linear regulator to generate VTT, the termina-
tion voltage. Synchronous rectification provides high-
efficiency over a wide range of load currents. Efficiency is
further enhanced by using the low-side MOSFET’s R
to sense current instead of a series sense resistor.
DS(ON)
In S3 mode, only the VDDQ switcher and the 3.3V regula-
tors remain on while the VTT and ULDO regulators are shut
off. To avoid "glitching" the VDDQ output during the transi-
tion from S3 to S0, the three linear regulators use the SS
capacitor to limit their slew rates, thereby limiting the surge
current from the VDDQ output. PGOOD becomes true in S0
only when all 3 regulators have achieved stable outputs.
In S5 (EN = 0), the 3.3V internal LDO stays on, while the
other regulators are powered down.
The VDDQ PWM regulator is a sampled current mode con-
trol with external compensation to achieve fast load transient
response and provide system design optimization.
The VTT regulator derives its reference and takes its power
from the VDDQ PWM regulator output using a precision
internal voltage divider to set its output at 1/2 of VDDQ. The
VTT termination regulator is capable of sourcing or sinking
at least 1.5A peak current.
FAN5068
DDR-1/DDR-2 plus ACPI Regulator Combo
相關PDF資料 |
PDF描述 |
|---|---|
| FAN5068ACPI | FAN5068 Component calculation and simulation tools |
| FAN5068DDR | FAN5068 Component calculation and simulation tools |
| FAN5069MTCX | PWM and LDO Controller Combo |
| FAN5069 | PWM and LDO Controller Combo |
| FAN5069EMTCX | PWM and LDO Controller Combo |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FAN5068A WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FAN5068ACPI | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:FAN5068 Component calculation and simulation tools |
| FAN5068DDR | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:FAN5068 Component calculation and simulation tools |
| FAN5068MPX | 功能描述:電流型 PWM 控制器 DDR-1/DDR-2 plus ACPI Regulator Combo RoHS:否 制造商:Texas Instruments 開關頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| FAN5069 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:PWM and LDO Controller Combo |
發布緊急采購，3分鐘左右您將得到回復。