- 您現在的位置：買賣IC網 > PDF目錄375851 > FM3570MT20 (FAIRCHILD SEMICONDUCTOR CORP) CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID PDF資料下載
參數資料
| 型號： | FM3570MT20 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CPU CONFIGURATION CONTROLLER Register/Multiplexer for Microprocessor VID |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO20 |
| 封裝： | PLASTIC, TSSOP-20 |
| 文件頁數： | 4/8頁 |
| 文件大?。?/td> | 93K |
| 代理商： | FM3570MT20 |
4
www.fairchildsemi.com
F
R
FM3570 Rev. A
The IIC protocol uniquely defines START and STOP conditions.
A START condition is defined as a HIGH to LOW transition of the
SDA signal while SCL is HIGH. A STOP condition is defined as a
LOW to HIGH transition of the SDA signal while SCL is HIGH.
These are shown in Figure 2.
Device Addressing
The device uses 7-bit IIC addressing.The address has been
defined as 1001 110 if the ASEL input is
‘
1
’
and 0110 111 if the
ASEL input is
‘
0
’
. The address byte is the first byte of data sent after
a start condition. This is the only address that this device will
respond to. The device will not respond to the general call address
0000 000.
Reading from the Registers
Data can be read from both of the internal registers. All reads are non-
destructive and do not change the value in the register or the internal
state of the device. When a start condition is received with a read
request, both registers can be read out in the following sequence:
(1)
(2)
(3)
SOPRA: Serial Output Port Register A
SPORB: Serial Output Port Register B
PIPR: PORT-I Value
If so desired, only the SOPRA register can be read. This is
accomplished by issuing a stop command after the acknowledge
bit for the first byte is read. If no stop is issued, the device will output
the registers in the above sequence.
Writing to the Registers
Data is written to the SOPR registers through the serial port
interface. When a write request is received with the Start Address
it is assumed that the intent is to write to the SOPR registers. The
value placed in the least 6 significant bits of the register contain the
new code to be placed in the SOPR A/B registers. The value of the
two most significant bits must contain the address of the destina-
tion register SOPRA or SOPRB.
The internal non-volatile latch takes about 10 ms to update its data.
The new data is reflected on the outputs after the internal non-volatile
latch is updated, if the corresponding select bits (MXSx, OVRD and
MUXSEL) are set to reflect the state of the non-volatile register.
Register Read Sequence
Slave
Address
SOPRA
SOPRB
A Register
PIPR
S
R A Register
A Register
A P
S
1001110
1
A 00bbbbbb
A 00bbbbbb
A 00bbbbbb
A
P
Register Write Sequence
Slave
Address
SOPRx
S
W A Register
A S
S
1001110
0
A xxbbbbbb
A
S
xx = Register Selection bits (MXSB and MXSA) xx = 00 selects SOPRA, 01
selects SOPRB
Register Write Sequence using
Repeated Start Condition
Slave
SOPRA
Register
Slave
SOPRx
Register
S Address R A
A S Address W A
A P
S 1001110 1
A 00bbbbbb A
S 1001110 0
A xxbbbbbb A
P
Figure 4
SDA
SCL
START
Condition
STOP
Condition
Note 1:
Latched NMO state will be the value present on the NMO output at the time
of the MUXSEL input transitioning from logic 0 to logic 1 state.
Note 2:
Output depends on previously selected state of MXSB and MXSA bits
written to device.
Multiplexer Logic
The output multiplexer logic determines what value is actually
output to the Y-port. The value that it output is dependent upon
b7-b6 of the SOPRA and SOPRB registers, as well as the
external MUXSEL and OVRD inputs. There is only one set of
MXS bits in the SOPRA and SOPRB registers. Regardless of
whether one writes to SPRA or SOPRB register for setting the
MXS bits, the result is the same. These same bits appear in
both the registers. If the MUXSEL is logic 0 and OVRD is logic
1, then, if b7, b6 is
“
10
”
then the value on the I-port is passed.
when b7 is
“
00
”
the value of the SOPRA register is passed on
the next IIC stop condition, and when b7 is
“
01
”
the value of the
SOPRB register is passed on the next IIC stop condition. If
MUXSEL is logic 1 and OVRD is logic 1, the input lines I0-4 are
used to drive the outputs. The above table describes all the
combinations.
IIC Interface
The IIC Interface is a standard slave interface. As a slave interface
the device will not generate its own clock. Data can be read from
and written into the device. Commands for reading and writing the
registers are generated by the IIC Master.
START and STOP Conditions
OVRD
MUXSEL
MXSB
MXSA
Mux_
outputs
all 0’s
Mux_
inputs
Non_mux_
ouput
all 0’s
latched
NMO
(see Note 1)
latched
NMO
(see Note 1)
From Non-
volatile
register
(SOPRA)
0
0
0
1
X
X
X
X
1
0
1
0
Mux_
inputs
1
0
0
0
From
Non-
volatile
register
(SOPRA)
1
0
1
1
Do not use this
combination
From
Non-
volatile
register
(SOPRB)
Mux_i
nputs
1
0
0
1
From Non-
volatile
register
(SOPRB)
1
1
Note 2
Note 1
From Non-
volatile
register
(SOPRA or
SOPRB)
Figure 2. START & STOP Conditions
相關PDF資料 |
PDF描述 |
|---|---|
| FM3570MT20X | 2mm TERMINAL STRIP |
| FM3580 | 5-Bit VID Controller with PC Security Element |
| FM3580MT20 | 2mm TERMINAL STRIP |
| FM4001MH | Surface Mount Standard Recovery Glass Passivated Rectifiers |
| FM4002MH | Surface Mount Standard Recovery Glass Passivated Rectifiers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FM3570MT20X | 功能描述:編碼器、解碼器、復用器和解復用器 4/5-Bit Multiplexed 1Bit Latched Port RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| FM358 | 制造商:Black Box Corporation 功能描述:GigaStation Snap Fittings, Blank (10-Pack), Black |
| FM3580 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:5-Bit VID Controller with PC Security Element |
| FM3580M/MT20 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FM3580M20 | 功能描述:開關變換器、穩壓器與控制器 RoHS:否 制造商:Texas Instruments 輸出電壓:1.2 V to 10 V 輸出電流:300 mA 輸出功率: 輸入電壓:3 V to 17 V 開關頻率:1 MHz 工作溫度范圍: 安裝風格:SMD/SMT 封裝 / 箱體:WSON-8 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。