- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375856 > FM93CS56LVM8 (FAIRCHILD SEMICONDUCTOR CORP) (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read PDF資料下載
參數(shù)資料
| 型號： | FM93CS56LVM8 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| 中文描述： | 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, SO-8 |
| 文件頁數(shù)： | 8/16頁 |
| 文件大小： | 171K |
| 代理商： | FM93CS56LVM8 |
8
www.fairchildsemi.com
FM93CS56 Rev. C.1
F
w
instruction should be issued as listed under Table1. After inputting
the last bit of address (A0 bit), CS signal must be brought low
before the next rising edge of the SK clock. This falling edge of the
CS initiates the self-timed programming cycle. It takes t
WP
time
(Refer appropriate DC and AC Electrical Characteristics table) for
the internal programming cycle to finish. During this time, the
device remains busy and is not ready for another instruction.
Status of the internal programming can be polled as described
under WRITE instruction description. While the device is busy, it
is recommended that no new instruction be issued. The Protect
Register is permanently write-protected
at the end of this cycle.
Refer Protect Register Disablecycle diagram.
Clearing of Ready/Busy status
When programming is in progress, the Data-Out pin will display
the programming status as either BUSY (low) or READY (high)
when CS is brought high (DO output will be tri-stated when CS is
low). To restate, during programming, the CS pin may be brought
high and low any number of times to view the programming status
without affecting the programming operation. Once programming
is completed (Output in READY state), the output is
‘
cleared
’
(returned to normal tri-state condition) by clocking in a Start Bit.
After the Start Bit is clocked in, the output will return to a tri-stated
condition. When clocked in, this Start Bit can be the first bit in a
command string, or CS can be brought low again to reset all
internal circuits. Refer Clearing Ready Statusdiagram.
Related Document
Application Note: AN758 - Using Fairchild
’
s MICROWIRE
EE-
PROM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FM93C56LMT8 | Hand Crimp Tool; For Use With:Loose piece terminals in 1.27mm (.050") Pitch Ulti-Mate™ Chimerical Micro D, 26-28 AWG. RoHS Compliant: NA |
| FM93CS56LMT8 | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56V | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56VM8 | (MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56VN | RES, 0603, SMD, 0.1%, TKF 11.8K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FM93CS56LVMT8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:(MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56LVN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:(MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56LZEM8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:(MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56LZEMT8 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:(MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
| FM93CS56LZEN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:(MICROWIRE⑩ Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。