- 您現在的位置：買賣IC網 > PDF目錄375864 > FMS7401 (Fairchild Semiconductor Corporation) Digital Power Controller PDF資料下載
參數資料
| 型號： | FMS7401 |
| 廠商： | Fairchild Semiconductor Corporation |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Digital Power Controller |
| 中文描述： | 數字電源控制器 |
| 文件頁數： | 11/80頁 |
| 文件大小： | 1535K |
| 代理商： | FMS7401 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
PRODUCT SPECIFICATION
FMS7401/7401L
REV. 1.0.2 6/23/04
11
The FS[1:0] bits of the PSCALE register
4
select the divide factor for the F
PWMCLK
output (see
Table 3
). The FS bits may be
changed by software at any time; however, if the PWM Timer 1 circuit is in run mode the FS[1:0] value will not change the
F
PWMCLK
output frequency until after the PWM cycle ends (once the TMR1 counter overflows). The last FS[1:0] value at the
PWM cycle end time will dictate the divide factor of the F
PWMCLK
output for the next PWM cycle. When reading the FS[1:0],
the value reported will be the last value written by software (it may not necessarily reflect the divide factor for the current
PWM cycle).
The main system instruction clock (F
ICLK
) source may be provided by the internal oscillator (F
OSC
) or the PLL’s F
(FS=0)
output
with the same divide factor as the FS[1:0] = 00 selection.
6
The FMODE bit of the PSCALE register
4
selects between the F
(FS=0)
(if FMODE=1) or F
RCLK1
divided-by-2 signal. With the FMODE bit enabled, it is possible to execute instructions at a speed
eight times faster than the standard. The FMODE bit may not be set if the PLL is not enabled.
5
Any attempts to write to
FMODE while PLLEN=0 will force FMODE=0 ignoring any set instruction. Once the PLL has been enabled, software may
change F
ICLK
’s source on-the-fly during normal instruction execution in order to speed-up a particular action.
In order to synchronously disable the PLL clocking structure, software must clear FSEL and FMODE before clearing the
PLLEN bit in order to disable the PLL successfully e.g. using separate instructions like “RBIT PLLEN, PSCALE.” There are
also special conditions for Halt/Idle power saving modes that must also be considered. Please refer to the
Power Saving Modes
section of the datasheet for details.
Figure 3. Internal Clock Scheme
F
PWMCLK
Digital
C
lock
M
u
lti
p
li
er
(
PLL
)
F
S[1]
F
S[
0
]
Di
v
i
d
e
by
2
PLL
EN
F
S
E
L
F
M
O
D
E
R
E
F
BY
2
F
I
CLK
Y
S
e
l
A
B
A
B
Y
S
e
l
A
B
S
e
l
Y
F
R
CLK
1
F
(
F
S
=
0
)
F
R
CLK
2
C
lock
i
mm
i
n
g
I
N
I
T
2
I
n
t
er
n
al
O
s
cillato
r
F
T
1
CLK
(
F
PLL
)
(
F
O
S
C
)
相關PDF資料 |
PDF描述 |
|---|---|
| FMS7401LEN | Digital Power Controller |
| FMS7401LEN14 | Digital Power Controller |
| FMS7401LVN | Digital Power Controller |
| FMS7401LVN14 | Digital Power Controller |
| FMS7G10US60S | SWTCH ROLLER SPDT 20A SCRW TERM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FMS7401L | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Digital Power Controller |
| FMS7401L_05 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Digital Power Controller |
| FMS7401LA_ABA3026U WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FMS7401LEM8X | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Digital Power Controller |
| FMS7401LEMT8X | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Digital Power Controller |
發布緊急采購，3分鐘左右您將得到回復。