- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375940 > FSS923A0D (Intersil Corporation) 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs PDF資料下載
參數(shù)資料
| 型號： | FSS923A0D |
| 廠商： | Intersil Corporation |
| 英文描述： | 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| 中文描述： | 第7A，- 200V的電壓，0.650歐姆，拉德硬，SEGR性，P通道功率MOSFET |
| 文件頁數(shù)： | 3/8頁 |
| 文件大小： | 56K |
| 代理商： | FSS923A0D |
4-3
Source to Drain Diode Specifications
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Forward Voltage
V
SD
t
rr
I
SD
= 7A
I
SD
= 7A, dI
SD
/dt = 100A/
μ
s
-0.6
-
-1.8
V
Reverse Recovery Time
-
-
220
ns
Electrical Specifications up to 100K RAD
T
C
= 25
o
C, Unless Otherwise Specified
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
UNITS
Drain to Source Breakdown Volts
(Note 3)
BV
DSS
V
GS(TH)
I
GSS
I
DSS
V
DS(ON)
r
DS(ON)12
V
GS
= 0, I
D
= 1mA
V
GS
= V
DS
, I
D
= 1mA
V
GS
=
±
20V, V
DS
= 0V
V
GS
= 0, V
DS
= -160V
V
GS
= -12V, I
D
= 7A
V
GS
= -12V, I
D
= 4A
-200
-
V
Gate to Source Threshold Volts
(Note 3)
-2.0
-6.0
V
Gate-Body Leakage
(Notes 2, 3)
-
100
nA
μ
A
V
Zero-Gate Leakage
(Note 3)
-
25
Drain to Source On-State Volts
(Notes 1, 3)
-
-5.0
Drain to Source On Resistance
(Notes 1, 3)
-
0.650
NOTES:
1. Pulse test, 300
μ
s Max.
2. Absolute value.
3. In situ Gamma bias must be sampled for both V
GS
= -12V, V
DS
= 0V and V
GS
= 0V, V
DS
= 80% BV
DSS
.
Single Event Effects (SEB, SEGR)
(Note 4)
TEST
SYMBOL
ENVIRONMENT
(NOTE 5)
APPLIED
V
GS
BIAS
(V)
(NOTE 6)
MAXIMUM
V
DS
BIAS (V)
-200
ION
SPECIES
TYPICAL LET
(MeV/mg/cm)
TYPICAL
RANGE (
μ
)
43
Single Event Effects Safe Operating Area
SEESOA
Ni
26
20
Br
37
36
5
-200
Br
37
36
10
-160
Br
37
36
15
-100
Br
37
36
20
-40
NOTES:
4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
5. Fluence = 1E5 ions/cm
2
(typical), T = 25
o
C.
6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).
Typical Performance Curves
Unless Otherwise Specified
FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA
FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT
GAMMA DOT CURRENT TO I
AS
-120
-80
-40
0
0
10
15
20
25
5
V
GS
(V)
V
D
-160
-200
TEMP = 25
o
C
FLUENCE = 1E5 IONS/cm
2
(TYPICAL)
LET = 37MeV/mg/cm
2
, RANGE = 36
μ
LET = 26MeV/mg/cm
2
, RANGE = 43
μ
-300
-100
-10
L
DRAIN SUPPLY (V)
-1000
ILM = 10A
300A
1E-4
1E-5
1E-6
-30
100A
30A
1E-3
1E-7
FSS923A0D, FSS923A0R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FSS923A0R | 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0R3 | 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0R4 | 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0D1 | 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0D3 | 7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FSS923A0D1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0D3 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0R | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0R1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
| FSS923A0R3 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:7A, -200V, 0.650 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。