- 您現在的位置：買賣IC網 > PDF目錄375941 > FST16232MTD (FAIRCHILD SEMICONDUCTOR CORP) Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch PDF資料下載
參數資料
| 型號： | FST16232MTD |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch |
| 中文描述： | CBT/FST/QS/5C/B SERIES, 16 MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
| 封裝： | 6.10 MM, MO-153, TSSOP-56 |
| 文件頁數： | 4/6頁 |
| 文件大小： | 98K |
| 代理商： | FST16232MTD |
www.fairchildsemi.com
4
F
AC Electrical Characteristics
Note 6:
This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On
resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
Capacitance
(Note 7)
Note 7:
T
A
=
+
25
°
C, f
=
1 MHz, Capacitance is characterized but not tested.
AC Loading and Waveforms
Note:
Input driven by 50
source terminated in 50
Note:
C
L
includes load and stray capacitance
Note:
Input PRR
=
1.0 MHz, t
W
=
500 ns
FIGURE 1. AC Test Circuit
FIGURE 2. AC Waveforms
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C,
C
L
=
50pF, RU
=
RD
=
500
V
CC
=
4.5 – 5.5V
Min
Max
150
Units
Conditions
Figure
No.
V
CC
=
4.0V
Min
150
Max
f
MAX
Maximum Clock Frequency
MHz
V
I
=
OPEN
Figure 1
Figure 2
Figure 1
Figure 2
Figure 1
Figure 2
t
PHL
, t
PLH
Prop Delay Bus to Bus (Note 6)
0.25
0.25
ns
V
I
=
OPEN
t
PHL
, t
PLH
Prop Delay CLK to B or A
2.0
6.3
6.0
ns
V
I
=
OPEN
t
PZH
, t
PZL
Output Enable Time
CLK to A
=
B
1
=
B
2
Output Enable Time
1.7
8.5
9.0
ns
V
I
=
7V for t
PZL
,
V
I
=
OPEN for t
PZH
V
I
=
7V for t
PZL
,
V
I
=
OPEN for t
PZH
V
I
=
7V for t
PLZ
,
V
I
=
OPEN for t
PHZ
Figure 1
Figure 2
2.0
6.5
6.5
ns
Figure 1
Figure 2
CLK to A or B
1
or B
2
Output Disable Time
CLK to A or B
Setup Time S
1
, S
0
before CLK
↑
t
PHZ
, t
PLZ
1.0
8.5
9.0
ns
Figure 1
Figure 2
t
S
2.5
2.8
ns
Figure 1
Figure 2
Setup Time CLKEN before CLK
↑
Hold Time S
1
, S
0
after CLK
↑
1.8
1.0
2.0
1.0
t
H
ns
Figure 1
Figure 2
Hold Time CLKEN after CLK
↑
Pulse Width
1.5
3.1
1.5
3.1
t
W
ns
Clock HIGH or LOW
Figure 1
Figure 2
Symbol
Parameter
Typ
Max
Units
Conditions
C
IN
C
I/O
Control pin Input Capacitance
Input/Output Capacitance
4
7
pF
pF
V
CC
=
5.0V
V
CC
=
5.0V, S
0
, S
1
=
0V
相關PDF資料 |
PDF描述 |
|---|---|
| FST16232MEAX | Bus Exchanger |
| FST16232MTDX | Bus Exchanger |
| FST16232MEA | Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch |
| FST16861 | 20-Bit Bus Switch(24位總線開關) |
| FST16861MTD | 20-Bit Bus Switch |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FST16232MTD_Q | 功能描述:編碼器、解碼器、復用器和解復用器 Syn Multi/Demulti RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| FST16232MTDX | 功能描述:編碼器、解碼器、復用器和解復用器 Syn Multi/Demulti RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| FST16232-YBC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FST16233 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch |
| FST16233_YBC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。