- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369680 > GA81032Q-150 x32 Fast Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GA81032Q-150 |
| 英文描述： | x32 Fast Synchronous SRAM |
| 中文描述： | X32號(hào)，快速同步SRAM |
| 文件頁(yè)數(shù)： | 1/23頁(yè) |
| 文件大小： | 756K |
| 代理商： | GA81032Q-150 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
Rev: 1.00 12/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/23
2000, Giga Semiconductor, Inc.
GS81032T/Q-150/138/133/117/100/66
32K x 32
1M Synchronous Burst SRAM
150 MHz–66 MHz
9 ns–18 ns
3.3 V V
DD
3.3 V and 2.5 V I/O
TQFP, QFP
Commercial Temp
Industrial Temp
Features
FT pin for user-configurable flow through or pipeline
operation
Single Cycle Deselect (SCD) operation
3.3 V +10%/–5% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Default to Interleaved Pipeline mode
Byte Write (BW) and/or Global Write (GW) operation
Common data inputs and data outputs
Clock Control, registered, address, data, and control
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC-standard 100-lead TQFP or QFP package
-150
-138
-133
Pipeline
3-1-1-1
t
KQ
I
DD
270
245
Flow
Through
2-1-1-1
I
DD
170
120
Functional Description
Applications
The GS81032 is a 1,048,576-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E
1
, E
2
, E
3
), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD Pipelined Reads
The GS81032 is an SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the byte write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(high) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS81032 operates on a 3.3 V power supply and all inputs/
outputs are 3.3 V- and 2.5 V-compatible. Separate output
power (V
DDQ
) pins are used to decouple output noise from the
internal circuit.
-117
8.5
4.5
210
15
11
120
-100
10
5
180
15
12
120
-66
12.5
6
150
20
18
95
Unit
ns
ns
mA
ns
ns
mA
tCycle
6.6
3.8
7.25
4
7.5
4
240
15
10
120
tCycle
t
KQ
10.5
9
15
9.7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GA81032Q-150T | x32 Fast Synchronous SRAM |
| GA81032Q-4 | x32 Fast Synchronous SRAM |
| GA81032Q-4I | x32 Fast Synchronous SRAM |
| GA81032T-5 | x32 Fast Synchronous SRAM |
| GA81032T-5I | x32 Fast Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GA816K1 | 制造商:NGC 功能描述: 制造商:NORTHROP GRUMMAN SYSTEMS 功能描述: |
| GA8-2B02 | 制造商:Crouzet 功能描述: |
| GA84B02 | 制造商:GORD 功能描述:RELAY SOLID STATE/GORDOS |
| GA8-4B02 | 制造商:GORD 功能描述:RELAY SOLID STATE/GORDOS 制造商:Crouzet 功能描述: |
| GA-8-62 | 功能描述:以太網(wǎng)和電信連接器 8 PORT R/A 6P2C GANG PCB MOUNT GREY RoHS:否 制造商:Pulse 產(chǎn)品:Modular Jacks 性能類別: USOC 代碼:RJ45 位置/觸點(diǎn)數(shù)量: 安裝風(fēng)格:Through Hole 端口數(shù)量:1 x 1 型式:Female 屏蔽: 電流額定值: 電壓額定值: 觸點(diǎn)電鍍: 外殼材料:Thermoplastic IP 等級(jí): |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。