- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375996 > GBP32 The GigaBridge Switched-PCI Controller|GBP Reset Design Note PDF資料下載
參數(shù)資料
| 型號(hào)： | GBP32 |
| 英文描述： | The GigaBridge Switched-PCI Controller|GBP Reset Design Note |
| 中文描述： | 在GigaBridge開關(guān)PCI控制器|英鎊復(fù)位設(shè)計(jì)筆記 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 275K |
| 代理商： | GBP32 |
GBP/Reset DN
August 1, 2002
Version 1.0
Reset Sequence Generation for the GBP
Design Note
1. INTRODUCTION
This design note defines the requirements for reset sequence generation for the GigaBridge GBP32
and GBP64 devices. Designers must ensure that the reset timing requirements are met in order for the
GBP devices to operate properly. In addition, all signals must meet full PCI compliant timing
requirements.
Section 2 shows the timing diagrams and specific timing requirements that must be met for proper GBP
device operation for the Primary Node. The designer can use any method desired to achieve these
timing requirements.
Section 3 shows the timing diagrams and specific timing requirements that must be met for proper GBP
device operation for the Secondary Node. The designer can use any method desired to achieve these
timing requirements.
Sections 4-7 show an implementation of reset logic that PLX designers have used in house. These
circuits and details are intended as an example and may not reflect the circuit needed to handle the
specific requirements of the customer system.
Section 4 lists the signals used in our sample circuit.
Section 5 describes the Primary Node operation and sample circuit.
Section 6 describes the Secondary Node operation and sample circuit.
Section 7 provides the Verilog code for the Primary Node sample circuit.
2. TIMING REQUIREMENTS – PRIMARY NODE
Table 1 shows the timing requirements for Primary Node operation. Figure 1 shows the timing diagram
for Primary Node operation when using Hardware Autoconfiguration. Figure 2 shows the timing
diagram for Primary Node operation when using Serial EEPROM configuration.
Table 1. Timing Requirements – Primary Node
Symbol
PwrOn# de-assertion to valid PCLK.
PCI clock can be present before PwrOn# de-assertion
Description
Min
Max
Tpp
500 ns
Tda
RST# de-assertion to PwrOn# re-assertion
16 ms
Tpw
Second power-on-reset assertion width
1 ms
Trst
Reset active time after power stable
1 ms
Tpr
PwrOn# de-assertion to RST# de-assertion
15 μs
RST# final de-assertion to initial configuration to GBP device
* Note: In the timing diagrams in Figures 1 and 2, the assertions and de-assertions of the signals specified
are not with respect to the PCLK signal.
32 ms
PLX Technology, Inc., 2002
PLX Technology, Inc, 870 Maude Avenue, Sunnyvale, CA 94085, Phone 408-774-9060, Fax 408-774-2169
Products and Company names are trademarks/registered trademarks of their respective holders.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GC131 | Analog IC |
| GC16C452 | Telecommunication IC |
| GC181 | Analog IC |
| GC2001 | Analog IC |
| GC201 | Non-VGA Video Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GBP35005 | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:GLASS PASSIVATED SINGLE-PHASE BRIDGE RECTIFIER |
| GBP35-005P | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:35A HIGH CURRENT BRIDGE RECTIFIERS |
| GBP3501 | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:GLASS PASSIVATED SINGLE-PHASE BRIDGE RECTIFIER |
| GBP3502 | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:GLASS PASSIVATED SINGLE-PHASE BRIDGE RECTIFIER |
| GBP3504 | 制造商:YEASHIN 制造商全稱:YEASHIN 功能描述:GLASS PASSIVATED SINGLE-PHASE BRIDGE RECTIFIER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。