- 您現在的位置：買賣IC網 > PDF目錄385311 > GS1532-CF (Gennum Corporation) GS1532 HD-LINX-TM II Multi-Rate Serializer PDF資料下載
參數資料
| 型號： | GS1532-CF |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1532 HD-LINX-TM II Multi-Rate Serializer |
| 中文描述： | GS1532的HD - LINX進程，商標第二多速率串行器 |
| 文件頁數： | 10/52頁 |
| 文件大小： | 512K |
| 代理商： | GS1532-CF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
GS1532 Data Sheet
21498 - 6
June 2005
10 of 52
35
V
Synchronous
with PCLK
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to indicate the portion of the video field / frame that is used for
vertical blanking when DETECT_TRS is set LOW. The device will set the
V bit in all outgoing TRS signals for the entire period that the V input signal
is HIGH (IOPROC_EN/DIS must also be HIGH).
The V signal should be set HIGH for the entire vertical blanking period and
should be set LOW for all lines outside of the vertical blanking interval.
The V signal is ignored when DETECT_TRS = HIGH.
36
H
Synchronous
with PCLK
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to indicate the portion of the video line containing active video data
when DETECT_TRS is set LOW. The device will set the H bit in all
outgoing TRS signals for the entire period that the H input signal is HIGH
(IOPROC_EN/DIS must also be HIGH).
H signal timing is configurable via the H_CONFIG bit of the
IOPROC_DISABLE register, accessible via the host interface.
Active Line Blanking (H_CONFIG = 0
h
)
The H signal should be set HIGH for the entire horizontal blanking period,
including the EAV and SAV TRS words, and LOW otherwise. This is the
default setting.
TRS Based Blanking (H_CONFIG = 1
h
)
The H signal should be set HIGH for the entire horizontal blanking period
as indicated by the H bit in the received TRS ID words, and LOW
otherwise.
37, 64
CORE_VDD
–
Power
Power supply connection for the digital core logic. Connect to +1.8V DC
digital.
Table 1-1: Pin Descriptions (Continued)
Pin
Number
Name
Timing
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| GS1532-CFE3 | GS1532 HD-LINX-TM II Multi-Rate Serializer |
| GS1535-CFU | GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535-CFUE3 | GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535A | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS1535ACFUE3 | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS1532-CFE3 | 制造商:Gennum Corporation 功能描述:Multi Rate Serializer 80-Pin LQFP |
| GS1535 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535A_06 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535ACFUE3 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
發布緊急采購，3分鐘左右您將得到回復。