- 您現在的位置：買賣IC網 > PDF目錄385311 > GS1535A (Gennum Corporation) GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker PDF資料下載
參數資料
| 型號： | GS1535A |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| 中文描述： | GS1535A / GS9065A的HD - LINX進程- R的第二多速率SDI自動時鐘恢復器 |
| 文件頁數： | 19/27頁 |
| 文件大小： | 345K |
| 代理商： | GS1535A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
GS1535A / GS9065A Data Sheet
31497 - 3
November 2005
19 of 27
4.4 Frequency Acquisition Loop — The Phase-Frequency Detector
An external crystal of 14.140 MHz is used as a reference to keep the VCO centered
at the last known data rate. This allows the device to achieve a fast synchronous
lock, especially in cases where a known data rate is interrupted. The crystal
reference is also used to clock internal timers and counters. To keep the optimal
performance of the reclocker over all operating conditions, the crystal frequency
must be 14.140 MHz, +/-50ppm. The GO1535 meets this specification and is
available from GENNUM.
The VCO is divided by a selected ratio which is dependant on the input data rate.
The resultant is then compared to the crystal frequency. If the divided VCO
frequency and the crystal frequency are within 1% of each other, the PLL is
considered to be locked to the input data rate.
4.5 Phase Acquisition Loop — The Phase Detector
The phase detector is a digital quadrature phase detector. It indicates whether the
input data is leading or lagging with respect to a clock that is in phase with the VCO
(I-clk) and a quadrature clock (Q-clk). When the phase acquisition loop (PA loop)
is locked, the input data transition is aligned to the falling edge of I-clk and the
output data is re-timed on the rising edge of I-clk. During high input jitter conditions
(>0.25UI), Q-clk will sample a different value than I-clk. In this condition, two extra
phase correction signals will be generated which instructs the charge pump to
create larger frequency corrections for the VCO.
Figure 4-2: Phase Detector Characteristics
When the PA loop is active, the crystal frequency and the incoming data rate are
compared. If the resultant is more that 2%, the PLL is considered to be unlocked
and the system jumps to the FA loop.
i-PHASE ALIGNMENT
EDGE
DATA RE-TIMING
EDGE
q-PHASE ALIGNMENT
EDGE
0.25UI
0.8UI
I-clk
q-clk
INPUT DATA
WITH JITTER
RE-TIMED
OUTPUT DATA
相關PDF資料 |
PDF描述 |
|---|---|
| GS1535ACFUE3 | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS9065A | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS9065ACFUE3 | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS1559 | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| GS1559-CB | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS1535A_06 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535ACFUE3 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Multi-Rate SDI Automatic Reclocker |
| GS1535BCFUE3 | 制造商:Gennum Corporation 功能描述:IC RELOCKER HD/SD/ASI 64LQFP 制造商:Gennum Corporation 功能描述:IC, RELOCKER, HD/SD/ASI, 64LQFP 制造商:Gennum Corporation 功能描述:IC, RELOCKER, HD/SD/ASI, 64LQFP; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:64; Operating Temperature Min:0C; Operating Temperature Max:70C; MSL:MSL 3 - 168 hours; SVHC:No SVHC |
| GS1535-CFU | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1535-CFUE3 | 制造商:Gennum Corporation 功能描述:Automatic Reclocker 64-Pin LQFP |
發布緊急采購，3分鐘左右您將得到回復。