- 您現在的位置：買賣IC網 > PDF目錄383020 > GS8160Z18T-166I (Electronic Theatre Controls, Inc.) 18Mb Pipelined and Flow Through Synchronous NBT SRAM PDF資料下載
參數資料
| 型號： | GS8160Z18T-166I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| 中文描述： | 35.7流水線和流量，通過同步唑的SRAM |
| 文件頁數： | 1/23頁 |
| 文件大小： | 597K |
| 代理商： | GS8160Z18T-166I |
GS8160Z18/36BT-250/200/150
18Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz
–
150 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Preliminary
Rev: 1.00 8/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/23
2004, GSI Technology
Features
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization; Fully pin-compatible with
both pipelined and flow through NtRAM, NoBL and
ZBT SRAMs
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
User-configurable Pipeline and Flow Through mode
LBO pin for Linear or Interleave Burst mode
Pin compatible with 2M, 4M, and 8M devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ Pin for automatic power-down
JEDEC-standard 100-lead TQFP package
Pb-Free 100-lead TQFP package available
Functional Description
The GS8160Z18/36BT is an 18Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8160Z18/36BT may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, meaning that in addition to the
rising edge triggered registers that capture input signals, the
device incorporates a rising-edge-triggered output register. For
read cycles, pipelined SRAM output data is temporarily stored
by the edge triggered output register during the access cycle
and then released to the output drivers at the next rising edge of
clock.
The GS8160Z18/36BT is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 100-pin TQFP package.
Parameter Synopsis
-250
-200
-150
Unit
Pipeline
3-1-1-1
t
KQ
tCycle
Curr
(x18)
Curr
(x32/x36)
2.5
4.0
3.0
5.0
3.8
6.7
ns
ns
280
330
230
270
185
210
mA
mA
Flow Through
2-1-1-1
t
KQ
tCycle
Curr
(x18)
Curr
(x32/x36)
5.5
5.5
6.5
6.5
7.5
7.5
ns
ns
210
240
185
205
170
190
mA
mA
相關PDF資料 |
PDF描述 |
|---|---|
| GS8160Z18T-200 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8160Z18T-200I | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8160Z18T-225 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8160Z18T-225I | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8160Z18T-250 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS8160Z18T-180 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM |
| GS8160Z18T-180I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM |
| GS8160Z18T-180IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM |
| GS8160Z18T-180T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM |
| GS8160Z18T-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
發布緊急采購，3分鐘左右您將得到回復。