- 您現在的位置：買賣IC網 > PDF目錄385315 > GS816218BGB-250 (GSI TECHNOLOGY) 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs PDF資料下載
參數資料
| 型號： | GS816218BGB-250 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs |
| 中文描述： | 1M X 18 CACHE SRAM, 5.5 ns, PBGA119 |
| 封裝： | ROHS COMPLIANT, FBGA-119 |
| 文件頁數： | 23/37頁 |
| 文件大小： | 866K |
| 代理商： | GS816218BGB-250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
GS816218/36B(B/D)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 9/2005
23/37
2004, GSI Technology
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKH
tKC
CK
ADSP
ADSC
ZZ
Application Tips
Single and Dual Cycle Deselect
SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with
the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually
assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.
相關PDF資料 |
PDF描述 |
|---|---|
| GS816218BGB-250I | 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs |
| GS816218BGD-150I | 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs |
| GS816218BGD-200 | 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs |
| GS816218BGD-200I | 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs |
| GS816218BGD-250 | 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS816218BGB-250I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 5.5NS/2.5NS 119FBGA - Trays |
| GS816218BGB-250IV | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 18MBIT 1MX18 5.5NS/3NS 119FBGA - Trays |
| GS816218BGB-250V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 5.5NS/2.5NS 119FPBGA - Trays |
| GS816218BGD-150 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 165FBGA - Trays |
| GS816218BGD-150I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 165FBGA - Trays |
發布緊急采購，3分鐘左右您將得到回復。