欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS816236B-150
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
中文描述: 512K X 36 CACHE SRAM, 7.5 ns, PBGA119
封裝: FBGA-119
文件頁數: 31/41頁
文件大?。?/td> 980K
代理商: GS816236B-150
Tex8adx6prsi hsseiiainaeNtRcmmne o NwDsg.
GS816218(B/D)/GS816236(B/D)/GS816272(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.17 11/2004
31/41
1999, GSI Technology
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
Forces all RAM output drivers to High-Z.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
RFU
011
1
SAMPLE/
PRELOAD
100
1
GSI
101
GSI private instruction.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Places Bypass Register between TDI and TDO.
1
BYPASS
111
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關PDF資料
PDF描述
GS816236B-150I 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816236B-166 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816236B-166I 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816236B-200 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
GS816236B-200I 1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
相關代理商/技術參數
參數描述
GS816236BB-150 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FBGA - Trays
GS816236BB-150I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FBGA - Trays
GS816236BB-150IV 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FPBGA - Trays
GS816236BB-150V 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FPBGA - Trays
GS816236BB-200 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 3.3V 18MBIT 512KX36 6.5NS/3NS 119FBGA - Trays
主站蜘蛛池模板: 大石桥市| 仁怀市| 沁阳市| 始兴县| 施甸县| 泰顺县| 博白县| 定安县| 马关县| 新化县| 厦门市| 临泽县| 阳西县| 车险| 彭水| 泉州市| 乌什县| 罗源县| 邹平县| 呈贡县| 抚顺市| 什邡市| 山阴县| 利津县| 荥经县| 武穴市| 西乡县| 临清市| 嘉祥县| 丹阳市| 安溪县| 南丹县| 舒兰市| 汶上县| 花莲县| 乌鲁木齐市| 景泰县| 体育| 科技| 谢通门县| 恩平市|