欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS816236BD-250
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
中文描述: 512K X 36 CACHE SRAM, 5.5 ns, PBGA165
封裝: FBGA-165
文件頁數: 23/37頁
文件大小: 866K
代理商: GS816236BD-250
GS816218/36B(B/D)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 9/2005
23/37
2004, GSI Technology
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKH
tKC
CK
ADSP
ADSC
ZZ
Application Tips
Single and Dual Cycle Deselect
SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with
the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually
assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.
相關PDF資料
PDF描述
GS816236BD-250I 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BGB-150 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BGB-150I 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BGB-200 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BGB-200I 1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
相關代理商/技術參數
參數描述
GS816236BD-250I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 5.5NS/2.5NS 165FBGA - Trays
GS816236BD-250IV 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 5.5NS/2.5NS 165FPBGA - Trays
GS816236BD-250M 制造商:GSI Technology 功能描述:GS816236BD-250M - Trays
GS816236BD-250V 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 5.5NS/2.5NS 165FPBGA - Trays
GS816236BGB-150 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 119FBGA - Trays
主站蜘蛛池模板: 子洲县| 宁武县| 介休市| 米脂县| 河北区| 绥滨县| 遵化市| 昔阳县| 辽宁省| 建阳市| 乌兰浩特市| 崇州市| 汪清县| 旬邑县| 五常市| 乐昌市| 朔州市| 天长市| 琼结县| 五台县| 任丘市| 建阳市| 郑州市| 台山市| 岳池县| 息烽县| 台安县| 崇文区| 乌拉特前旗| 麟游县| 阜康市| 工布江达县| 鸡泽县| 宁强县| 唐河县| 扎赉特旗| 维西| 洪江市| 东至县| 莫力| 宜城市|