欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS816272CGC-200IV
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 256K x 72 18Mb S/DCD Sync Burst SRAMs
中文描述: 256K X 72 CACHE SRAM, 6.5 ns, PBGA209
封裝: 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-209
文件頁數: 24/29頁
文件大小: 851K
代理商: GS816272CGC-200IV
GS816272CC-xxxV
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02a 6/2006
24/29
2004, GSI Technology
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
Forces all RAM output drivers to High-Z.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
RFU
011
1
SAMPLE/
PRELOAD
100
1
GSI
101
GSI private instruction.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Places Bypass Register between TDI and TDO.
1
BYPASS
111
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關PDF資料
PDF描述
GS816272CGC-200V 256K x 72 18Mb S/DCD Sync Burst SRAMs
GS816272CGC-250IV 256K x 72 18Mb S/DCD Sync Burst SRAMs
GS816272CGC-250V 256K x 72 18Mb S/DCD Sync Burst SRAMs
GS816272CGC-150I 256K x 72 18Mb S/DCD Sync Burst SRAMs
GS816272CC 256K x 72 18Mb S/DCD Sync Burst SRAMs
相關代理商/技術參數
參數描述
GS816272CGC-300 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 5NS/2.8NS 209FBGA - Trays
GS816273C-133 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 3.5NS 209FBGA - Trays
GS816273C-133I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 3.5NS 209FBGA - Trays
GS816273C-150 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 3.3NS 209FBGA - Trays
GS816273C-150I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 3.3NS 209FBGA - Trays
主站蜘蛛池模板: 永康市| 自治县| 边坝县| 江津市| 萝北县| 东阿县| 广宗县| 鸡泽县| 曲松县| 西平县| 达拉特旗| 惠安县| 尼勒克县| 托里县| 公安县| 扎赉特旗| 盐亭县| 明溪县| 林芝县| 运城市| 上饶县| 陕西省| 汉中市| 双江| 深泽县| 永丰县| 左贡县| 五指山市| 桃江县| 赫章县| 三穗县| 紫金县| 灌南县| 集贤县| 库车县| 色达县| 永安市| 改则县| 广元市| 察哈| 三台县|