欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): GS8170DW72AC-333
廠商: GSI TECHNOLOGY
元件分類(lèi): DRAM
英文描述: 18Mb ヒ1x1Dp CMOS I/O Double Late Write SigmaRAM
中文描述: 256K X 72 STANDARD SRAM, 1.8 ns, PBGA209
封裝: 14 X 22 MM, 1 MM PITCH, BGA-209
文件頁(yè)數(shù): 1/32頁(yè)
文件大?。?/td> 766K
代理商: GS8170DW72AC-333
GS8170DW36/72AC-350/333/300/250
18Mb
Σ
1x1Dp CMOS I/O
Double Late Write SigmaRAM
250 MHz–350 MHz
1.8 V V
DD
1.8 V I/O
209-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.04 4/2005
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/32
2003, GSI Technology
Features
Double Late Write mode, Pipelined Read mode
JEDEC-standard SigmaRAM
pinout and package
1.8 V +150/–100 mV core power supply
1.8 V CMOS Interface
ZQ controlled user-selectable output drive strength
Dual Cycle Deselect
Burst Read and Write option
Fully coherent read and write pipelines
Echo Clock outputs track data output drivers
Byte write operation (9-bit bytes)
2 user-programmable chip enable inputs
IEEE 1149.1 JTAG-compliant Serial Boundary Scan
209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
Pb-Free 209-bump BGA package available
SigmaRAM Family Overview
GS8170
DW
36/72A SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
Σ
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
Σ
RAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
Σ
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
Σ
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Bottom View
Parameter Synopsis
Key Fast Bin Specs
Symbol
- 350
Cycle Time
tKHKH
2.86 ns
Access Time
tKHQV
1.7 ns
相關(guān)PDF資料
PDF描述
GS8170DW72AC-333I 18Mb ヒ1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8170DW72AC-350 18Mb ヒ1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8170DW72AC-350I 18Mb ヒ1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8170DW72AGC-250 18Mb ヒ1x1Dp CMOS I/O Double Late Write SigmaRAM
GS8170DW72AGC-250I 18Mb ヒ1x1Dp CMOS I/O Double Late Write SigmaRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8170DW72AC-350I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays
GS8170DW72AGC-250 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 2.1NS 209FBGA - Trays
GS8170DW72AGC-250I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 2.1NS 209FBGA - Trays
GS8170DW72AGC-300 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays
GS8170DW72AGC-300I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays
主站蜘蛛池模板: 沽源县| 惠安县| 应用必备| 永登县| 太仓市| 邹城市| 京山县| 平定县| 普陀区| 山东省| 卢湾区| 鹤岗市| 盐池县| 丁青县| 新密市| 金塔县| 罗源县| 甘孜| 郸城县| 沛县| 恩施市| 漾濞| 漯河市| 酒泉市| 涞水县| 上犹县| 台前县| 揭东县| 弥渡县| 东宁县| 逊克县| 东莞市| 宜昌市| 梅州市| 兴安县| 尉氏县| 义乌市| 土默特左旗| 海原县| 白玉县| 高阳县|